Draft Version

H137 The Cost-Effective Multimedia Platform SoC

User Manual

Revision 0.10

April 2, 2025

Revision History

Revision	Date	Author	Description
0.10	April 2, 2025	AWA1896	Draft Version

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Contents

Revision History i
Contents ii
Figures xi
Tables xviii
About This Document xxi
1 Product Description 24
1.1 Overview 24
1.2 Block Diagram 25
2 Memory Map 26
3 System Boot 29
3.1 Boot ROM (BROM) 29
3.1.1 Overview 29
3.1.2 Boot Medium Select 29
3.1.3 Boot Process Description 31
4 Power, Reset, and Clock Management 34
4.1 Clock Controller Unit (CCU) 34
4.1.1 Overview 34
4.1.2 Block Diagram 34
4.1.3 Functional Description 35
4.1.4 Programming Guidelines 1
4.1.5 Register List 6
4.1.6 Register Description 9
4.2 Power Reset Clock Management (PRCM) 81
4.2.1 Overview 81
4.2.2 Functional Description 82
4.2.3 Register List 83
4.2.4 Register Description 84
4.3 System Configuration 94
4.3.1 Overview 94
4.3.2 Register List 94

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.3.3 Register Description 94
5 Processors 97
5.1 RISC-V System 97
5.1.1 Overview 97
5.1.2 Block Diagram 98
5.1.3 Functional Description 98
5.1.4 Register list 98
5.1.5 Register Description 99
6 Thermal Sensor 108
6.1 Thermal Sensor Controller (THS) 108
6.1.1 Overview 108
6.1.2 Block Diagram 108
6.1.3 Functional Description 109
6.1.4 Register List 110
6.1.5 Register Description 110
7 Timers 115
7.1 Timer0 115
7.1.1 Overview 115
7.1.2 Block Diagram 116
7.1.3 Functional Description 116
7.1.4 Programming Guidelines 120
7.1.5 Register List 121
7.1.6 Register Description 121
7.2 Timer1 132
7.2.1 Overview 132
7.2.2 Block Diagram 132
7.2.3 Functional Description 132
7.2.4 Programming Guidelines 134
7.2.5 Register List 134
7.2.6 Register Description 135
7.3 High Speed Timer (HSTimer) 144
7.3.1 Overview 144
7.3.2 Block Diagram 144

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.3.3 Functional Description 144
7.3.4 Programming Guidelines 147
7.3.5 Register List 148
7.3.6 Register Description 148
7.4 RISC-V Watchdog 155
7.4.1 Overview 155
7.4.2 Block Diagram 155
7.4.3 Functional Description 155
7.4.4 Programming Guidelines 156
7.4.5 Register List 157
7.4.6 Register Description 158
8 RTC 161
8.1 RTC 161
8.1.1 Overview 161
8.1.2 Block Diagram 162
8.1.3 External Signals 162
8.1.4 Functional Descriptions 163
8.1.5 Programming Guidelines 165
8.1.6 Register List 168
8.1.7 Register Description 169
9 Memory Controllers 180
9.1 SDRAM Controller (DRAMC) 180
9.2 SD/MMC Host Controller (SMHC) 181
9.2.1 Overview 181
9.2.2 Block Diagram 182
9.2.3 External Signals 182
9.2.4 Functional Description 183
9.2.5 Programming Guidelines 192
9.2.6 Register List 197
9.2.7 Register Description 198
10 Interrupts 225
10.1 Platform-Level Interrupt Controller (PLIC) 225
10.1.1 Overview 225

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

10.1.2 Functional Description 225
10.1.3 Register List 229
10.1.4 Register Description 230
11 DMA 233
11.1 DMA Controller (DMAC) 233
11.1.1 Overview 233
11.1.2 Block Diagram 234
11.1.3 Functional Description 235
11.1.4 Programming Guidelines 242
11.1.5 Register List 245
11.1.6 Register Description 246
12 Video&Graphic Engine 265
12.1 Video Encoder 265
12.2 Video Decoder 266
12.2.1 Video Decoding 266
12.2.2 Image Decoding 266
12.3 Display Engine (DE) 267
12.4 Keystone Correction (KSC) 268
12.5 De-interlacer (DI) 269
12.6 Graphic 2D (G2D) 270
13 Camera & Display Interfaces 271
13.1 CSIC 271
13.1.1 Overview 271
13.1.2 Block Diagram 271
13.1.3 External Signals 272
13.1.4 Functional Description 272
13.1.5 Register List 274
13.1.6 CCU Register Description 278
13.1.7 CSIC Top Register Description 279
13.1.8 Parser Register Description 285
13.1.9 CSIC DMA Register Description 306
13.2 HDMI RX 324
13.2.1 Overview 324

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.2.2 External Signals....324
13.3 MIPI DSI....326
13.3.1 Overview....326
13.3.2 Block Diagram....326
13.3.3 External Signals....327
13.3.4 Register List....327
13.3.5 Register Description....328
13.4 TCON_LCD....360
13.4.1 Overview....360
13.4.2 Block Diagram....360
13.4.3 External Signals....361
13.4.4 Functional Description....364
13.4.5 Programming Guidelines....373
13.4.6 Register List....379
13.4.7 Register Description....380
14 Audio Interfaces....414
14.1 Audio Codec....414
14.1.1 Overview....414
14.1.2 Block Diagram....415
14.1.3 External Signals....415
14.1.4 Functional Description....416
14.1.5 Programming Guidelines....425
14.1.6 Register List....426
14.1.7 Register Description....430
14.2 I2S/PCM....488
14.2.1 Overview....488
14.2.2 Block Diagram....489
14.2.3 External Signals....490
14.2.4 Functional Description....490
14.2.5 Programming Guidelines....492
14.2.6 Register List....493
14.2.7 Register Description....494
14.3 DMIC....531
14.3.1 Overview....531

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.3.2 Block Diagram 531
14.3.3 External Signals 531
14.3.4 Programming Guidelines 531
14.3.5 Register List 533
14.3.6 Register Description 533
14.4 One Wire Audio (OWA) 546
14.4.1 Overview 546
14.4.2 Block Diagram 547
14.4.3 External Signals 547
14.4.4 Functional Description 547
14.4.5 Programming Guidelines 552
14.4.6 Register List 553
14.4.7 Register Description 554
15 Peripherals 576
15.1 GMAC 576
15.1.1 Overview 576
15.1.2 Block Diagram 577
15.1.3 External Signals 577
15.1.4 Functional Description 578
15.1.5 Programming Guidelines 582
15.1.6 Register List 584
15.1.7 Register Description 585
15.2 USB2.0 DRD (USB0) 602
15.2.1 Overview 602
15.2.2 Block Diagram 603
15.2.3 External Signals 603
15.2.4 Functional Description 604
15.3 USB2.0 HOST (USB1) 605
15.3.1 Overview 605
15.3.2 Block Diagram 605
15.3.3 External Signals 605
15.3.4 Functional Description 606
15.4 General Purpose ADC (GPADC) 607
15.4.1 Overview 607

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.4.2 Block Diagram 607
15.4.3 External Signals 608
15.4.4 Functional Description 608
15.4.5 Programming Guidelines 609
15.4.6 Register List 610
15.4.7 Register Description 611
15.5 Touch Panel ADC (TPADC) 618
15.5.1 Overview 618
15.5.2 Block Diagram 618
15.5.3 External Signals 619
15.5.4 Functional Description 619
15.5.5 Register List 624
15.5.6 Register Description 625
15.6 GPIO 632
15.6.1 Overview 632
15.6.2 Block Diagram 633
15.6.3 Functional Description 633
15.6.4 Register List 640
15.6.5 Register Description 642
15.7 UART 771
15.7.1 Overview 771
15.7.2 Block Diagram 772
15.7.3 External Signals 772
15.7.4 Functional Description 773
15.7.5 Programming Guidelines 778
15.7.6 Register List 781
15.7.7 Register Description 782
15.8 SPI 809
15.8.1 Overview 809
15.8.2 Block Diagram 810
15.8.3 External Signals 811
15.8.4 Functional Description 811
15.8.5 Programming Guidelines 817
15.8.6 Register List 820

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.8.7 Register Description 820
15.9 SPI_DBI 840
15.9.1 Overview 840
15.9.2 Block Diagram 841
15.9.3 External Signals 842
15.9.4 Functional Description 843
15.9.5 Programming Guidelines 857
15.9.6 Register List 861
15.9.7 Register Description 862
15.10 Two Wire Interface (TWI) 892
15.10.1 Overview 892
15.10.2 Block Diagram 892
15.10.3 External Signals 893
15.10.4 Functional Description 894
15.10.5 Programming Guidelines 898
15.10.6 Register List 901
15.10.7 Register Description 902
15.11 PWM 917
15.11.1 Overview 917
15.11.2 Block Diagram 917
15.11.3 External Signals 918
15.11.4 Functional Description 918
15.11.5 Programming Guidelines 926
15.11.6 Register List 927
15.11.7 Register Description 928
15.12 LEDC 954
15.12.1 Overview 954
15.12.2 Block Diagram 954
15.12.3 External Signals 955
15.12.4 Functional Description 955
15.12.5 Programming Guidelines 958
15.12.6 Register List 961
15.12.7 Register Description 961
15.13 CIR Receiver (IR_RX) 971

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.13.1 Overview 971
15.13.2 Block Diagram 971
15.13.3 External Signals 971
15.13.4 Functional Description 972
15.13.5 Operation Guidelines 976
15.13.6 Register List 977
15.13.7 Register Description 977
15.14 CIR Transmitter (IR_TX) 982
15.14.1 Overview 982
15.14.2 Block Diagram 983
15.14.3 External Signals 983
15.14.4 Functional Description 984
15.14.5 Operation Guidelines 986
15.14.6 Register List 987
15.14.7 Register Description 987
16 Security 994
16.1 Crypto Engine (CE) 994
16.1.1 Overview 994
16.1.2 Block Diagram 995
16.1.3 Functional Description 996
16.1.4 Register List 1009
16.1.5 Register Description 1009

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figures

Figure 1-1 System Block Diagram 25
Figure 3-1 Boot Process in Normal BROM Process 32
Figure 3-2 Mandatory Upgrade Process 33
Figure 4-1 CCU Block Diagram 34
Figure 4-2 PLL Distribution 35
Figure 4-3 System Bus Tree 82
Figure 4-4 Bus Clock Tree 83
Figure 4-5 PLL Distribution 83
Figure 5-1 RISC-V System Block Diagram 98
Figure 6-1 THS Block Diagram 108
Figure 6-2 Thermal Sensor Timing Requirement 109
Figure 6-3 Thermal Sensor Controller Interrupt Source 109
Figure 7-1 Timer Block Diagram 116
Figure 7-2 Block Diagram for the Timer 116
Figure 7-3 Block Diagram for the Watchdog 118
Figure 7-4 Block Diagram for the AVS 119
Figure 7-5 Block Diagram for the TIMER1 132
Figure 7-6 HSTimer Block Diagram 144
Figure 7-7 Typical Application for HSTimer 145
Figure 7-8 HSTimer Initialization Process 146
Figure 7-9 Block Diagram for the RISC-V Watchdog 155
Figure 7-10 RISC-V Watchdog Application Diagram 155
Figure 8-1 RTC Block Diagram 162
Figure 8-2 RTC Application Diagram 163
Figure 8-3 RTC Clock Tree 163
Figure 8-4 RTC Counter 164
Figure 8-5 RTC 1 kHz Counter Step Structure 164
Figure 9-1 SMHC Block Diagram 182
Figure 9-2 Command Token Format 184
Figure 9-3 Response Token Format 184
Figure 9-4 Data Packet Format for SDR 185

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 9-5 Data Packet Format for DDR 186
Figure 9-6 Single-Block and Multi-Block Read Operation 187
Figure 9-7 Single-Block and Multi-Block Read Operation 187
Figure 9-8 IDMAC Descriptor Structure Diagram 188
Figure 9-9 Phase Offset of Command and Data in SDR Mode 190
Figure 9-10 Phase Offset of Command and Data in DDR4 Mode (SMHC_NTSR [31] = 0) 191
Figure 9-11 Phase Offset of Command and Data in DDR4 (2x Mode) (SMHC_NTSR [31] = 1) 191
Figure 11-1 DMAC Block Diagram 234
Figure 11-2 DMA Descriptor 237
Figure 11-3 DMA Linked List Transfer 238
Figure 11-4 Workflow of the DMAC Handshake Mode 241
Figure 11-5 DMAC Transfer Process 243
Figure 13-1 CSIC Block Diagram 271
Figure 13-2 RAW-10 Format 272
Figure 13-3 RAW-12 Format 272
Figure 13-4 YUV-10 Format 272
Figure 13-5 RGB888 Format 273
Figure 13-6 PRGB888 Format 273
Figure 13-7 RGB565 Format 273
Figure 13-8 MIPI DSI Block Diagram 326
Figure 13-9 TCON_LCD Block Diagram 360
Figure 13-10 HV Interface Vertical Timing 365
Figure 13-11 HV Interface Horizontal Timing 366
Figure 13-12 i8080 Interface Timing 368
Figure 13-13 LVDS Single Link JEDIA Mode Interface Timing 369
Figure 13-14 LVDS single link NS Mode interface timing 369
Figure 13-15 LVDS Dual Link NS Mode Interface Timing 370
Figure 13-16 CMAP Module 371
Figure 13-17 FRM Module 372
Figure 13-18 The Data Timing of MIPI DSI Video Mode 372
Figure 13-19 HV Mode Initial Process 373
Figure 13-20 LVDS Mode Configuration Process 375
Figure 13-21 i8080 Mode Initial Process 377
Figure 14-1 Audio Codec Block Diagram 415

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 14-2 Audio Codec Clock Diagram 416
Figure 14-3 Audio Codec Digital Part Reset System 417
Figure 14-4 Audio Codec Analog Part Reset System 418
Figure 14-5 Audio Codec Data Path Diagram 419
Figure 14-6 Headphone Output Application 421
Figure 14-7 Audio Codec Interrupt System 421
Figure 14-8 DAP Data Flow 422
Figure 14-9 HPF Logic Structure 422
Figure 14-10 DRC static Curve Parameters 423
Figure 14-11 DRC Block Diagram 423
Figure 14-12 Energy Filter Structure 424
Figure 14-13 Gain Smooth Filter 425
Figure 14-14 I2S/PCM Interface System Block Diagram 489
Figure 14-15 Typical Application of I2S/PCM Interface 489
Figure 14-16 I2S Standard Mode Timing 490
Figure 14-17 Left-Justified Mode Timing 491
Figure 14-18 Right-Justified Mode Timing 491
Figure 14-19 PCM Long Frame Mode Timing 491
Figure 14-20 PCM Short Frame Mode Timing 492
Figure 14-21 I2S/PCM Operation Flow 492
Figure 14-22 DMIC Block Diagram 531
Figure 14-23 DMIC Operation Mode 532
Figure 14-24 OWA Block Diagram 547
Figure 14-25 OWA Biphase-Mark Code 548
Figure 14-26 OWA Sub-Frame Format 548
Figure 14-27 OWA Frame/Block Format 549
Figure 14-28 Data-Burst Format 550
Figure 14-29 Data-burst Preamble 550
Figure 14-30 Data-burst Preamble words 551
Figure 14-31 Fields of Burst-information 551
Figure 14-32 Length of the Burst-Payload Specified by Pd 552
Figure 14-33 OWA Operation Flow 553
Figure 15-1 GMAC Block Diagram 577
Figure 15-2 GMAC Typical Application 579

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-3 GMAC RX/TX Descriptor List 579
Figure 15-4 USB2.0 DRD Controller Block Diagram 603
Figure 15-5 USB2.0 DRD Controller and PHY Connection Diagram 604
Figure 15-6 USB2.0 Host Controller Block Diagram 605
Figure 15-7 USB2.0 Host Controller and PHY Connection Diagram 606
Figure 15-8 GPADC Block Diagram 607
Figure 15-9 GPADC Timing Requirement 608
Figure 15-10 GPADC Initial Process 609
Figure 15-11 TPADC Block Diagram 618
Figure 15-12 TPADC Single-Ended Mode for AUX ADC 619
Figure 15-13 TPADC Differential Mode for Touch Panel 620
Figure 15-14 Single Touch X-Coordinate Measurement for Touch Panel 620
Figure 15-15 Dual Touch Detection for Touch Panel 621
Figure 15-16 Touch Pressure Measurement for Touch Panel 622
Figure 15-17 Pen Down Detection for Touch Panel 623
Figure 15-18 GPIO Block Diagram 633
Figure 15-19 Pull-up, Pull-down, and High-impedance Input Mode 634
Figure 15-20 IO Buffer Strength Diagram 635
Figure 15-21 UART Block Diagram 772
Figure 15-22 I/O Signals of UART Controllers 773
Figure 15-23 UART Serial Data Format 773
Figure 15-24 Application Diagram for RTS/CTS Auto flow Control 774
Figure 15-25 RTS/CTS Auto Flow Control Data Format 774
Figure 15-26 Application Diagram for IrDA Transceiver 775
Figure 15-27 Serial IrDA Data Format 775
Figure 15-28 Application Diagram for RS-485 Transceiver 775
Figure 15-29 RS-485 Data Format 776
Figure 15-30 SPI Block Diagram 810
Figure 15-31 SPI Application Block Diagram 812
Figure 15-32 SPI Phase 0 Timing Diagram 813
Figure 15-33 SPI Phase 1 Timing Diagram 813
Figure 15-34 SPI 3-Wire Mode 814
Figure 15-35 SPI Dual-Input/Dual-Output Mode 814
Figure 15-36 SPI Dual I/O Mode 815

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-37 SPI Quad-Input/Quad-Output Mode 815
Figure 15-38 Data Transfer in Query Mode(including CPU and DMA mode) 818
Figure 15-39 SPI_DBI Block Diagram 841
Figure 15-40 SPI Application Block Diagram 843
Figure 15-41 DBI Application Block Diagram 844
Figure 15-42 DBI 3-Line Display Bus Serial Interface Write Operation Format 845
Figure 15-43 DBI 3-Line Display Bus Serial Interface 8-bit Read Operation Format 845
Figure 15-44 DBI 3-Line Display Bus Serial Interface 24-bit Read Operation Format 846
Figure 15-45 DBI 3-Line Display Bus Serial Interface 32-bit Read Operation Format 846
Figure 15-46 DBI 4-Line Display Bus Serial Interface Write Operation Format 847
Figure 15-47 DBI 4-Line Display Bus Serial Interface 8-bit Read Operation Format 847
Figure 15-48 DBI 4-Line Display Bus Serial Interface 24-bit Read Operation Format 848
Figure 15-49 DBI 4-Line Display Bus Serial Interface 32-bit Read Operation Format 848
Figure 15-50 RGB111 3-Line Interface Transmit Video Format 849
Figure 15-51 RGB444 3-Line Interface Transmit Video Format 849
Figure 15-52 RGB565 3-Line Interface Transmit Video Format 850
Figure 15-53 RGB666 3-Line Interface Transmit Video Format 850
Figure 15-54 RGB111 4-Line Interface Transmit Video Format 851
Figure 15-55 RGB444 4-Line Interface Transmit Video Format 851
Figure 15-56 RGB565 4-Line Interface Transmit Video Format 852
Figure 15-57 RGB666 4-Line Interface Transmit Video Format 852
Figure 15-58 RGB444 2 Data Lane Interface Transmit Video Format 853
Figure 15-59 RGB565 2 Data Lane Interface Transmit Video Format 854
Figure 15-60 RGB666 2 Data Lane Interface Transmit Video Format 0 854
Figure 15-61 RGB666 2 Data Lane Interface Transmit Video Format 1 (ilitek) 855
Figure 15-62 RGB666 2 Data Lane Interface Transmit Video Format 2 (New vision) 855
Figure 15-63 RGB888 2 Data Lane Interface Transmit Video Format 855
Figure 15-64 TWI Block Diagram 892
Figure 15-65 Write Timing in 7-bit Standard Addressing Mode 894
Figure 15-66 Read Timing in 7-bit Standard Addressing Mode 895
Figure 15-67 Write Timing in 10-bit Extended Addressing Mode 895
Figure 15-68 Read Timing in 10-bit Extended Addressing Mode 895
Figure 15-69 TWI Driver Write Packet Transmission 896
Figure 15-70 TWI Driver Read Packet Transmission 897

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-71 TWI Programming State Diagram 898
Figure 15-72 PWM Block Diagram 918
Figure 15-73 PWM01 Clock Controller Diagram 919
Figure 15-74 PWM01 Output Logic Module Diagram 919
Figure 15-75 PWM01 Complementary Pair Output 921
Figure 15-76 Output Waveform with Dead-time Insertion 922
Figure 15-77 PWM0 High Level Active State 923
Figure 15-78 PWM0 Low Level Active State 923
Figure 15-79 Phase of PWM0 High Level Active State 924
Figure 15-80 Group 0-3 PWM Signal Output 924
Figure 15-81 PWM01 Capture Logic Module Diagram 925
Figure 15-82 PWM0 Channel Capture Timing 925
Figure 15-83 LEDC Block Diagram 954
Figure 15-84 LED Input Data Structure 955
Figure 15-85 LED Typical Circuit 955
Figure 15-86 LED Input Data Code 955
Figure 15-87 LED Data Transfer Mode 956
Figure 15-88 LEDC Timeout Abnormal Processing Flow 959
Figure 15-89 FIFO Overflow Abnormal Processing Flow 960
Figure 15-90 CIR Receiver Block Diagram 971
Figure 15-91 CIR Receiver Application Diagram 972
Figure 15-92 A Typical Pulse Train of the NEC 972
Figure 15-93 Logical '0' and Logical '1' of NEC Protocol 973
Figure 15-94 ATHR Definition 973
Figure 15-95 ITHR Definition 974
Figure 15-96 NTHR Definition 974
Figure 15-97 APAM Definition 975
Figure 15-98 CIR Receiver Process 976
Figure 15-99 IR_TX Block Diagram 983
Figure 15-100 IR_TX Clock Description 984
Figure 15-101 Definitions of Logical "1" and Logical "0" 985
Figure 15-102 CIR Message Timing Diagram 985
Figure 15-103 CIR Transmitter Process 986
Figure 16-1 CE Block Diagram 995

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 16-2 DES Encryption and Decryption....996
Figure 16-3 3DES Encryption and Decryption of a 3-key Operation and a 2-key Operation....997
Figure 16-4 ECB Mode Encryption and Decryption....998
Figure 16-5 CBC Mode Encryption and Decryption....998
Figure 16-6 CTR Mode Encryption and Decryption....999
Figure 16-7 CFB Mode Encryption and Decryption....1000
Figure 16-8 OFB Mode Encryption and Decryption....1001
Figure 16-9 CTS Mode Encryption and Decryption....1002
Figure 16-10 Structure of Task Descriptor Chaining....1003
Figure 16-11 Word Address of Message....1007
Figure 16-12 Byte Order....1007
Figure 16-13 Bit Order....1007
Figure 16-14 The Storage Method of 32-bit IV....1008
Figure 16-15 The Storage Method of 64-bit IV....1008

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Tables

Table 3-1 BOOT_MODE Setting....29
Table 3-2 GPIO Boot Select Configuration....30
Table 3-3 Groups of eFuse_Boot_Select....30
Table 3-4 eFuse Boot Select Setting....31
Table 3-5 Fast Boot Select Setting....33
Table 4-1 PLL Typical Application....36
Table 4-2 PLL Specifications....37
Table 4-3 Recommended Values for Configuration Factors of PLL_AUDIO1....4
Table 8-1 RTC External Signals....162
Table 8-2 RTC Counter Changing Range....164
Table 9-1 SMHC Sub-blocks....182
Table 9-2 SMHC External Signals....182
Table 9-3 DES0 Definition....188
Table 9-4 DES1 Definition....189
Table 9-5 DES2 Definition....189
Table 9-6 DES3 Definition....189
Table 9-7 Phase Offset of Command and Data in SDR Mode....190
Table 9-8 Phase Offset of Command and Data in DDR4 Mode....191
Table 9-9 Phase Offset of Command and Data in DDR4 (2x) Mode....192
Table 10-1 Interrupt Sources....225
Table 11-1 DMAC Sub-blocks....234
Table 11-2 DMA DRQ Types....235
Table 11-3 DMA Address Descriptor....238
Table 13-1 CSIC External Signals....272
Table 13-2 CSIC FIFO Distribution....272
Table 13-3 HDMI RX External Signals....324
Table 13-4 MIPI DSI External Signals....327
Table 13-5 TCON_LCD External Signals....361
Table 13-6 The Correspondence between LCD and RGB....361
Table 13-7 The Correspondence among LCD, LVDS, and DSI.....362
Table 13-8 HV Panel Signals....365

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Table 13-9 BT656 Panel Signals 366
Table 13-10 EAV and SAV Sequence 367
Table 13-11 CPU Panel Signals 367
Table 13-12 LVDS Panel Signals 368
Table 13-13 RGB Gamma Correction Table 370
Table 14-1 Audio Codec External Signals 415
Table 14-2 I2S/PCM External Signals 490
Table 14-3 DMIC External Signals 531
Table 14-4 OWA External Signals 547
Table 14-5 Biphase-Mark Encoder 548
Table 14-6 Preamble Codes 549
Table 14-7 Bit Allocation of Data-Burst in IEC 60958 Subframes 550
Table 14-8 The Relation between Different System Clock and Sample Ratio 552
Table 15-1 GMAC External Signals 577
Table 15-2 GMAC Clock Characteristics 578
Table 15-3 GMAC_EPHY_CLK_REG0 Configuration Value 583
Table 15-4 USB2.0 DRD External Signals 603
Table 15-5 USB2.0 Host External Signals 605
Table 15-6 GPADC External Signals 608
Table 15-7 TPADC External Signals 619
Table 15-8 Median and Averaging Filter Size 623
Table 15-9 Median and Averaging Filter Example 624
Table 15-10 Port Function 633
Table 15-11 Multi-function Port 636
Table 15-12 Port A Multiplex Function 638
Table 15-13 Port B Multiplex Function 638
Table 15-14 Port C Multiplex Function 638
Table 15-15 Port D Multiplex Function 638
Table 15-16 Port E Multiplex Function 639
Table 15-17 Port F Multiplex Function 639
Table 15-18 Port G Multiplex Function 639
Table 15-19 UART External Signals 772
Table 15-20 Errors of Baud Rate in UART Mode 776
Table 15-21 Errors of Baud Rate in IrDA Mode 777

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Table 15-22 Errors of Baud Rate in RS485 Mode 777
Table 15-23 Errors of Baud Rate in 19.2M and 26M Clock Source 777
Table 15-24 SPI Sub-blocks 810
Table 15-25 SPI External Signals 811
Table 15-26 SPI Transmit Format 812
Table 15-27 SPI Old Sample Mode 819
Table 15-28 SPI New Sample Mode 819
Table 15-29 SPI_DBI Sub-blocks 841
Table 15-30 GPIO multiplexing of SPI1 and DBI 842
Table 15-31 SPI_DBI External Signals 842
Table 15-32 2 data lane sclk frequency 856
Table 15-33 3 line sclk frequency 856
Table 15-34 4 line sclk frequency 856
Table 15-35 TWI Sub-blocks 893
Table 15-36 TWI External Signals 893
Table 15-37 PWM External Signals 918
Table 15-38 LEDC Sub-blocks 954
Table 15-39 LEDC External Signals 955
Table 15-40 LED Data Input Time 955
Table 15-41 CIR Receiver External Signals 971
Table 15-42 IR_TX External Signals 983

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

About This Document

Purpose and Target Readers

This document details the features, logical structures, functional description, programming guidelines, and related registers of each module about the SoC. A basic knowledge of digital circuits, logical circuits, SoCs, and so on is neccessory to use this manual. Particular attention should be paid to the cautions and notes within the body of the text.

Related Documentation

For a complete listing of related documentation and development-support tools for the device, contact the Allwinner FAE or access the Allwinner Customer Service Platform by visiting https://open.allwinnertech.com/.

Revision Number Definition

Revision 0.10-0.1x

This document is released based on the experimental sample(s). Therefore, it may be modified, calibrated and supplemented hereafter.

All statements, information and recommendations in this document do not constitute any express or implied representation or warranty (including, but not limited to, the warranties of fitness for a particular purpose, merchantability, non-infringement, and accuracy and completeness of the document). Allwinner shall not be liable for any person's use of such information or/and this document.

If you have any questions about the document, please contact us to confirm and obtain the latest version.

Symbol Conventions

The symbols that may be found in this document are defined as follows.

Symbol	Description
CAUTION	A caution means that damage to equipment is possible.
NOTE	Provides additional information to emphasize or supplement important points of the main text.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Table Content Conventions

The table content conventions that may be found in this document are defined as follows.

Symbol	Description
-	The cell is blank.

Notation of Symbols and Numbers

The expressions of the data capacity, the frequency, and the data rate are described as follows.

Type	Symbol	Value
Data capacity	K	1024
	M	1,048,576
	G	1,073,741,824
Frequency, data rate	k	1000
	M	1,000,000
	G	1,000,000,000

The expressions of addresses and data are described as follows.

Number	Example	Description
0x	0x0200,0x79	Address or data in hexadecimal
0b	0b010,0b00 000 111	Data or sequence in binary (register description is excluded.)
X	00X,XX1	In data expression, X indicates 0 or 1.For example, 00X indicates 000 or 001, XX1 indicates 001,011,101 or 111.

Register Attributes

The register attributes that may be found in this document are defined as follows.

Abbr. & Symbol	Description
R	Read Only
R/W	Read/Write
R/WAC	Read/Write-Automatic-Clear, clear the bit automatically when the operation of complete. Writing 0 has no effect.
R/WC	Read/Write-Clear
R/W0C	Read/Write 0 to Clear. Writing 1 has no effect
R/W1C	Read/Write 1 to Clear. Writing 0 has no effect
R/W1S	Read/Write 1 to Set. Writing 0 has no effect
W	Write Only

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Abbr. & Symbol	Description
/	If the default value in the row of a bit or multiple bits is / , this bit is unused.
UDF	If the default value of a bit or multiple bits is UDF , this default value is undefined.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

1 Product Description

1.1 Overview

The H137 is a highly integrated multimedia and display SoC. Its low power consumption, decoding capability for multiple video formats, and rich interfaces can excellently support various multimedia and display application expansion.

For lite multimedia and display application, H137 utilizes a low-power RISC-V CPU and a low-power H265/H264 multimedia decoding unit.

For graphics rendering under Linux and RTOS, this SoC has a built-in keystone correction controller (KSC) and a 2D Graphic hardware accelerator (G2D) that supports rotation and mix. Rendered by Allwinner Awonder1.1 Lite display engine, H137 is able to deliver excellent picture quality.

To meet the expansion requirements of different display applications, H137 also supports RGB888/MIPI-DSI/LVDS video output interfaces, as well as HDMI receiver and parallel CSI video input interfaces to maximize screen compatibility. It also provides USB, SDIO and GMAC interfaces to expand multiple peripherals.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

1.2 Block Diagram

The following figure shows the system block diagram.

Figure 1-1 System Block Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

2 Memory Map

The following table shows the memory map viewed from RISC-V.

Region	Address	Size (Bytes)
SRAM		
VE_SRAM	0x0002 0000---0x0003 8FFF	100 KB The local sram is switched to system boot.
VE_SYS		
VE	0x01C0 E000---0x01C0 FFFF	8 KB
SP0		
GPIO	0x0200 0000---0x0200 07FF	2 KB
PWM	0x0200 0C00---0x0200 0FFF	1 KB
CCU	0x0200 1000---0x0200 1FFF	4 KB
IR_TX	0x0200 3000 – 0x0200 33FF	1 KB
LEDC	0x0200 8000---0x0200 83FF	1 KB
GPADC	0x0200 9000---0x0200 93FF	1 KB
THS	0x0200 9400---0x0200 97FF	1 KB
TPADC	0x0200 9C00---0x0200 9FFF	1 KB
AUDIOCODEC	0x0203 0000---0x0203 0FFF	4 KB
DMIC	0x0203 1000---0x0203 13FF	1 KB
I2S0	0x0203 2000---0x0203 2FFF	4 KB
I2S1	0x0203 3000---0x0203 3FFF	4 KB
OWA	0x0203 6000---0x0203 63FF	1 KB
TIMER0	0x0205 0000---0x0205 0FFF	4 KB
SP1		
UART0	0x0250 0000---0x0250 03FF	1 KB
UART1	0x0250 0400---0x0250 07FF	1 KB
UART2	0x0250 0800---0x0250 0BFF	1 KB
UART3	0x0250 0C00---0x0250 0FFF	1 KB
UART4	0x0250 1000---0x0250 13FF	1 KB
UART5	0x0250 1400---0x0250 17FF	1 KB
TWI0	0x0250 2000---0x0250 23FF	1 KB
TWI1	0x0250 2400---0x0250 27FF	1 KB
TWI2	0x0250 2800---0x0250 2BFF	1 KB
TWI3	0x0250 2C00---0x0250 2FFF	1 KB
SH0		
SYSCTRL	0x0300 0000---0x0300 0FFF	4 KB
DMAC	0x0300 2000---0x0300 2FFF	4 KB
SPINLOCK	0x0300 5000---0x0300 5FFF	4 KB
SID	0x0300 6000---0x0300 6FFF	4 KB

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Region	Address	Size (Bytes)
HSTIMER	0x0300 8000---0x0300 8FFF	4 KB
DCU	0x0301 0000---0x0301 FFFF	64 KB
CE_NS	0x0304 0800---0x0304 0FFF	2 KB
CE_KEY_SRAM	0x0304 1000---0x0304 1FFF	4 KB (only CE access)
MSI+MEMC	0x0310 2000---0x0330 1FFF	2 MB
SH2		
SMHC0	0x0402 0000---0x0402 0FFF	4 KB
SMHC1	0x0402 1000---0x0402 1FFF	4 KB
SMHC2	0x0402 2000---0x0402 2FFF	4 KB
SPI0	0x0402 5000---0x0402 5FFF	4 KB
SPI1	0x0402 6000---0x0402 6FFF	4 KB
USB0	0x0410 0000---0x041F FFFF	1 MB
USB1	0x0420 0000---0x042F FFFF	1 MB
GMAC0	0x0450 0000---0x0450 FFFF	64 KB
GMAC1	0x0451 0000---0x0451 FFFF	64 KB
VIDEO_OUT_SYS		
DE	0x0500 0000---0x052F FFFF	3 MB
KSC	0x0530 0000---0x053F FFFF	1 MB
DI	0x0540 0000---0x0540 FFFF	64 KB
G2D	0x0541 0000---0x0544 FFFF	256 KB
DSI	0x0545 0000---0x0545 1FFF	8 KB
DISPLAY_TOP	0x0546 0000---0x0546 0FFF	4 KB
TCON_LCD0	0x0546 1000---0x0546 1FFF	4 KB
VIDEO_IN_SYS		
CSIC	0x0580 0000---0x05BF FFFF	4 MB
RISCV_SYS		
RISCV_BROM	0x0600 0000---0x0600 FFFF	64 KB Address mapping which RISC-V core accesses BROM: 0x0000 0000---0x0000 FFFF
RISCV_CFG	0x0601 0000---0x0601 0FFF	4 KB
RISCV_WDG	0x0601 1000---0x0601 1FFF	4 KB
RISCV_TIMESTAMP	0x0601 2000---0x0601 2FFF	4 KB
RISCV_PLIC	0x1000_0000---0x13FF_FFFF	64 MB Only RISC-V core access, address region which RISC-V core accesses interrupts.
RISCV_CLIC	0x1400_0000---0x1400_FFFF	64 KB Only RISC-V core access, address region which RISC-V core accesses interrupts.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Region	Address	Size (Bytes)
HDMI_SYS		
CAPTURE	0x0610 0000---0x061F FFFF	1 MB
HRC	0x0620 0000---0x0620 FFFF	64 KB
EDID	0x0621 0000---0x0621 FFFF	64 KB
HDMIRX	0x0622 0000---0x0622 EFFF	60 KB
APBS0		
PPU	0x0700 1000---0x0700 13FF	1 KB
SPC	0x0700 2000---0x0700 23FF	1 KB
PRCM	0x0701 0000---0x0701 FFFF	64 KB
TIMER1	0x0702 0000 – 0x0702 03FF	1 KB
TWD	0x0702 0800 – 0x0702 0BFF	1 KB
IR_RX	0x0704 0000---0x0704 03FF	1 KB
AHBS		
RTC	0x0709 0000---0x0709 03FF	1 KB
DRAM Space		
DRAM SPACE	0x4000 0000---0xBFFF FFFF	2 GB

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

3 System Boot

3.1 Boot ROM (BROM)

3.1.1 Overview

The BROM system is actually split up into two parts: FEL and Media Boot. The task of FEL is to write the external data to the local NVM, and the task of the Media Boot is to load from NVM to obtain and run an effective and legitimate BOOT0.

The BROM system includes the following features:

- Supports RISCV boot process
- Support Mandatory Upgrade Process through USB or SD Card
- Support GPIO to select the kind of boot media to boot
- Support eFuse to select the kind of boot media to boot
- Support BROM loads only certified firmware

3.1.2 Boot Medium Select

The BROM system supports the following boot media:

- SD Card
- eMMC
- SPI NOR Flash (Quad Mode and SIngle Mode)
- SPI NAND Flash

There are two ways to select the boot medium: GPIO Select and eFuse Select. The BROM will read the state of BOOT_MODE first, and then select the boot medium to boot according to the state of BOOT_MODE. The BOOT_MODE is the BROM_Config in the eFuse mapping.

The following table shows the BOOT_MODE setting:

Table 3-1 BOOT_MODE Setting

BOOT_MODE[0]	Boot Select type
0	GPIO boot select, indicates that the boot medium is decided by the value of the GPIO pin.
1	eFuse boot select, indicates that the boot medium is decided by the value of the eFuse type.

3.1.2.1 GPIO Boot Select

If the state of the BOOT_MODE is 0, the boot medium is decided by the value of the GPIO pin.

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Table 3-2 GPIO Boot Select Configuration

Fel	Function
0	Entry USB burn
1	Entry the media boot

Pin_Boot_Select[1:0]	Boot media
00	SPI0 NOR->SPI0 NAND
01	SD Card->SPI0 NOR
10	SD Card->SPI0 NAND
11	SD Card->eMMC->SPI0 NOR->SPI NAND

NOTE

The status of the GPIO boot select pin can be read by the bit[12:11] of the system configuration module (register: 0x03000024).

When trying SPI0 NOR and SPI0 NAND, BROM try 4 wire mode first, then 1 wire mode

3.1.2.2 eFuse Boot Select

If the state of the BOOT_MODE is 1, select the eFuse Boot.

The eFuse_Boot_Select_Cfg is divided into 4 groups and each group is 3-bit. The following table shows the groups of eFuse_Boot_Select.

Table 3-3 Groups of eFuse_Boot_Select

eFuse_Boot_Select_Cfg [11:0]	Description
eFuse_Boot_Select[2:0]	eFuse_Boot_Select_1
eFuse_Boot_Select[5:3]	eFuse_Boot_Select_2
eFuse_Boot_Select[8:6]	eFuse_Boot_Select_3
eFuse_Boot_Select[11:9]	eFuse_Boot_Select_4

These four groups take effect with the following priority:

eFuse_Boot_Select_1->eFuse_Boot_Select_2->eFuse_Boot_Select_3->eFuse_Boot_Select_4

For example, eFuse_Boot_Select_2 will not take effect unless eFuse_Boot_Select_1 is set as 0b111(skip), eFuse_Boot_Select_3 will not take effect unless eFuse_Boot_Select_2 is set as 0b111(skip), etc. If all three groups are set to 0b111, no other groups can be used for boot select, BROM assume try is selected.

In the Try mode, the BROM follows the order below to select the boot medium:

SD Card -> SPI NOR -> SPI NAND -> eMMC

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following table shows the boot medium priority for the different values of eFuse_Boot_Select_n, where n = [4:1].

Table 3-4 eFuse Boot Select Setting

eFuse_Boot_Select_n	Boot Medium Priority
000	Select the boot medium in Try mode.
001	Reserved
010	eMMC
011	SPI NOR
100	SPI NAND
101	Reserved
110	Reserved
111	When n is 1 to 3: The boot medium is decided by the value of eFuse_Boot_Select_(n + 1). When n is 4: Select the boot medium in Try mode.

NOTE

When trying SPI0 NOR and SPI0 NAND, BROM try 4 wire mode first, then 1 wire mode.

3.1.3 Boot Process Description

3.1.3.1 Normal BROM Process

In Normal BROM Mode, the system boot starts from RISC-V.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the boot process in Normal BROM Mode.

Figure 3-1 Boot Process in Normal BROM Process



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

3.1.3.2 Mandatory Upgrade Process

The following figure shows the mandatory upgrade process.

Figure 3-2 Mandatory Upgrade Process



3.1.3.3 Fast Boot Process

If the value of the Fast Boot register (0x07090120) in RTC module is not zero, the system will enter the Fast Boot Process. The following table shows the boot medium priority for different values of the Fast Boot register.

Table 3-5 Fast Boot Select Setting

Reg_bit[31:28]	Boot Medium Priority
0	SD Card
1	Try proces
2	EMMC2_USER->EMMC2_BOOT->Other media
3	SPI0 NOR(1 wire)->Other media
4	SPI0 NAND(1 wire)->Other media
5	EMMC2_BOOT->EMMC2_USER->Other media
6	Try proces
7	Try proces
8	SPI0 NOR(4 wire)->Other media
9	SPI0 NAND(4 wire)->Other media

NOTE

The Fast Boot register bit[28:0] is used to record the media information.

The try process is SPI0 NOR->SPI0 NAND->EMMC2_USER->EMMC2_BOOT

The Fast Boot process is valid only for normal boot.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4 Power, Reset, and Clock Management

4.1 Clock Controller Unit (CCU)

4.1.1 Overview

The clock controller unit (CCU) controls the PLL configurations and most of the clock generation, division, distribution, synchronization, and gating in system. The input signals of the CCU include the external clock for the reference frequency (24 MHz). The outputs from the CCU are mostly clocks to other blocks in the system.

The CCU includes the following features:

- Clock sources: DCXO and RC 16MHz
- Bus source and divisions
- Clock output control
- Configurable modules clock
- Bus clock gating
- Bus software reset

4.1.2 Block Diagram

The following figure shows the functional block diagram of the CCU.

Figure 4-1 CCU Block Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.3 Functional Description

4.1.3.1 PLL Distribution

The following figure shows the PLL distribution for buses and modules.

Figure 4-2 PLL Distribution



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Table 4-1 PLL Typical Application

PLL Type	Application Module	Notes
PLL_CPU	RISC-V CPU	Support DVFS
PLL_DDR	MBUS, DRAM	Support spread spectrum No support linear FM
PLL_PERI(2X)	MBUS, SPI0/1, CSI, SMHC0/1/2, VE, TCON_LCD0, DRAM, DE, DI, G2D, CE, HDMI_RX(DTL/CB/CEC), HRC	No support dynamic FM
PLL_PERI(1X)	PSI, APB0, APB1, SPI0/1, IR_TX, HDMI_RX(DTL), LEDC, CSI_MST, SMHC0/1/2, CE, GMAC0/1, OWA, DSI, RISC-V CPU	No support dynamic FM
PLL_PERI(800M)	DRAM, SMHC2, RISC-V CPU, MBUS	No support dynamic FM
PLL_PERI(DIV4)	USB0/1	No support DVFS
PLL_VIDEO0(4X)	TCON_LCD0, DE, DI, G2D, HRC, HDMI_RX(CB)	No support DVFS
PLL_VIDEO0(2X)	CSI, HDMI_RX(DTL), DSI	No support DVFS
PLL_VIDEO0(1X)	CSI_MST, TCON_LCD0, HDMI_RX(CB)	No support DVFS
PLL_VIDEO1(4X)	DE, DI, G2D, TCON_LCD, HDMI_RX (CB), HRC	No support DVFS
PLL_VIDEO1(2X)	DSI, CSI, HDMI_RX (DTL)	No support DVFS
PLL_VIDEO1(1X)	TCON_LCD , CSI_MST, HDMI_RX (CB)	No support DVFS
PLL_VE	VE	No support dynamic FM
PLL_AUDIO0 (1X)	OWA, I2S0/1, DMIC, AUDIOCODEC, TPADC	No support DVFS
PLL_AUDIO0(4X)	OWA, I2S0/1	No support DVFS
PLL_AUDIO1(DIV2)	MBUS, SPI0/1, CSI_MST, OWA, I2S0/1, SMHC0/1/2, TCON_LCD0, DRAM, DE, DI, G2D, DMIC, HDMI_RX(DTL/CB), HRC, DSI, RISC-V CPU, AUDIOCODEC	No support DVFS
PLL_AUDIO1(DIV5)	SPI0/1, CSI_MST, OWA, I2S0/1, DMIC, AUDIOCODEC	No support DVFS

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.3.2 PLL Specifications

The specifications of each PLL are shown in the following table.

Table 4-2 PLL Specifications

PLL	Stable Operating Frequency	Actual Operating Frequency	Default Frequency	Spread Spectrum	Linear FM	Rate Control	Pk-Pk	Lock Time
PLL_CPU	480 MHz to 2.016 GHz (24*N/P)	480 MHz to 1.5 GHz	480 MHz	Yes	Yes	Yes	< 200 ps	500 us
PLL_AUDIO0	480 MHz to 2.016 GHz (24MHz*N.x/M1)	24.576 MHz 22.5792 MHz 24.576*4 MHz 22.5792*4 MHz	24.576 MHz	Yes	No	No	< 200 ps	500 us
PLL_AUDIO1	1.52 GHz to 3.1 GHz (24MHz*N/M)	3.072 GHz	Integer mode: 1/2x: 1.536 GHz 1/5x: 614.4 MHz Decimal mode: 1/2x: 1.1179648 GHz 1/5x: 471.8592 MHz	Yes	No	No	< 200 ps	500 us
PLL_PERI	1.25 GHz to 2.52 GHz (24*N/M)	2.4 GHz	1/2x: 1.2 GHz 1/3x: 800 MHz	Yes	No	No	< 200 ps	500 us
PLL_Video0(4X)	1.25 GHz to 2.52 GHz (24*N/M)	1188 MHz	1x: 297 MHz 2x:594 MHz 4x:1188 MHz	Yes	No	No	< 200 ps	500 us
PLL_Video1(4X)	1.25 GHz to 2.52 GHz (24*N/M)	1188 MHz	1x: 297 MHz 2x: 594 MHz 4x: 1188 MHz	Yes	No	No	< 200 ps	500 us
PLL_VE	480 MHz to 2.016 GHz (24*N/M1)	344 MHz to 640 MHz	432 MHz	Yes	No	No	< 200 ps	500 us
PLL_DDR	480 MHz to 2.016 GHz (24*N/M1)	480 MHz to 2.016 GHz	432 MHz	Yes	No	No	200 MHz to 800 MHz (< 200 ps) 800 MHz to 1.3 GHz (< 140 ps) 1.3 GHz to 2.0 GHz (< 100 ps)	500 us

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.4 Programming Guidelines

4.1.4.1 Ordinary PLL Configuration

Enable the PLL

Step 1 Configure the N, M1, M0, and, P of PLL_XXX__CTRL_REG.

Step 2 Write 1 to the PLL_EN and LDO_EN of PLL PLL_XXX_CTRL_REG. Write 0 to the PLL_OUTPUT_GATE of PLL_XXX_CTRL_REG.

Step 3 Write 1 to the LOCK_ENABLE of PLL_XXX__CTRL_REG.

Step 4 Read LOCK_STATUS every 3 us for total three times. The PLL is locked if the value of every read is 1.

Step 5 Delay 20us.

Step 6 Write 1 to the PLL_OUTPUT_GATE of PLL_XXX_CTRL_REG.

Disable the PLL

Step 1 Write 0 to the PLL_EN and LDO_EN of PLL_XXX_CTRL_REG.

Step 2 Write 0 to the LOCK_ENABLE of PLL_XXX_CTRL_REG.

NOTE

Frequent PLL enable/disable is not recommended, as the PLL enable/disable will arise the mutual interference of PLLs and system instability. To disable PLL, it is recommended to write 0 to the PLL_OUTPUT_GATE.

Configure the PLL Frequency

Step 1 Write 0 to the PLL_OUTPUT_GATE of PLL_XXX_CTRL_REG.

Step 2 Modify the values of N and M factors. (It is not recommended to configure M1 factor.)

Step 3 Write 0 and then write 1 to the LOCK_ENABLE of PLL_XXX_CTRL_REG.

Step 4 Read LOCK_STATUS every 3 us for total three times. The PLL is locked if the value of all three reads is 1.

Step 5 Delay 20us.

Step 6 Write 1 to the PLL_OUTPUT_GATE of PLL_XXX_CTRL_REG.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.4.2 Linear FM PLL Configuration

Enable the PLL

Step 1 Configure the N, M0, M1, and P factors of the PLL_CPU_CTRL_REG register.

Step 2 Write 1 to the PLL_PLL_EN and PLL_LDO_EN of the PLL_CPU_CTRL_REG register.

Step 3 Write 1 to the LOCK_ENABLE of the PLL_CPU_CTRL_REG register.

Step 4 Write 1 to the PLL_UPDATE of the PLL_CPU_CTRL_REG register.

Step 5 Wait for the PLL_UPDATE of the PLL_CPU_CTRL_REG register to change to 0.

Step 6 Read LOCK_STATUS every 3 us for total three times. The PLL is locked if the value of all three reads is 1.

Step 7 Delay 20 us

Disable the PLL

Step 8 Write 0 to the LOCK_ENABLE of the PLL_CPU_CTRL_REG register.

Step 9 Write 0 to the PLL_PLL_EN and PLL_LDO_EN of the PLL_CPU_CTRL_REG register.

Configure Linear Frequency Modulation (for dynamic configuration)

Step 1 Configure the PLL_SSC_STEP bit of the PLL_CPU_SSC_REG register to select required frequency modulation slope.

Step 2 Configure the PLL_SSC bit of the PLL_CPU_SSC_REG register to set the SSC amplitude.

Step 3 Write 1 to the PLL_SSC_MODE bit of the PLL_CPU_SSC_REG register to enable linear frequency modulation.

Step 4 Configure the N factor of the PLL_CPU_CTRL_REG register.

Step 5 Write 1 to the PLL_UPDATE bit of the PLL_CPU_CTRL_REG register to update PLL configuration parameters.

Step 6 Wait for the value of the PLL_UPDATE bit to change to 0.

Step 7 Write 0 to the PLL_SSC_MODE bit of the PLL_CPU_SSC_REG register to disable linear frequency modulation.

Step 8 Write 1 to the PLL_UPDATE bit of the PLL_CPU_CTRL_REG register to update PLL configuration parameters.

Step 9 Wait for the value of the PLL_UPDATE bit to change to 0.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Configure Ordinary Frequency Modulation (for static configuration)

NOTE

It is not suggested to enable or disable the PLLs during usage.

Step 1 Make sure the PLL is enabled. If not, refer to Section Enable the PLL to enable the PLL.

Step 2 Configure the N and M factors of the PLL_CPU_CTRL_REG register.

Step 3 Write 0 and then write 1 to the LOCK_ENABLE of the PLL_CPU_CTRL_REG register.

Step 4 Write 1 to the PLL_UPDATE of the PLL_CPU_CTRL_REG register.

Step 5 Read LOCK_STATUS every 3 us for total three times. The PLL is locked if the value of all three reads is 1.

Step 6 Delay 20 us and then PLL is available.

4.1.4.3 PLL_AUDIO Configuration

The frequency configuration formula of PLL_AUDIO:

PLL_AUDIO = 24 MHz*N/M0/M1/P

PLL_AUDIO includes PLL_AUDIO0 and PLL_AUDIO1.

PLL_AUDIO does not support dynamic adjustment because changing any parameter of N, M0, M1, and P will affect the normal work of PLL, and the PLL will need to be relocked.

Generally, PLL_AUDIO only needs two frequency points: 24.576*4 MHz or 22.5792*4 MHz. For these two frequencies, there are usually special recommended matching factors. To implement the desired frequency point of PLL_AUDIO, you need to use the decimal frequency-division function, so follow the steps below:

Step 1 Configure the N, M0, M1 and P factors.

Step 2 Configure PLL_AUDIOx Control Register[PLL_SDM_ENABLE] to 1.

Step 3 Configure PLL_AUDIOx Pattern0 Control Register to enable the digital spread spectrum.

Step 4 Write PLL_AUDIOx Control Register [Lock Enable] to 0 and then to 1.

Step 5 Wait for PLL_AUDIOx Control Register[Lock] to 1.

NOTE

When the P factor of PLL_AUDIO is an odd number, the clock output is an unequal-duty-cycle signal.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The recommended values for configuration factors of PLL_AUDIO1 are as follows.

Table 4-3 Recommended Values for Configuration Factors of PLL_AUDIO1

Mode	Clock Source (MHz)	Frequency-doubling N	VCO (MHz)	Post Frequency-Division	PLL Output (MHz)	Divisor	Actual Operating Frequency (MHz)	Description
Integer divider	24	128	3072	2	1536	4	384	Provide clock source for peripherals
						8	192	
						16	96	
						.....		
				5	614.4	25	24.576	For audio-related modules
Decimal divider	24	98.304	2359.296	2	1179.648	2	589.824	Provides clock source for peripheral devices
						3	393.216	
						6	196.608	
						12	98.304	
						48	24.576	For audio-related modules
				5	471.8592			

4.1.4.4 Implement Spread Spectrum

The spread spectrum technology is to convert a narrowband signal into a wideband signal. It helps to reduce the effect of electromagnetic interference (EMI) associated with the fundamental frequency of the signal.

For the general PLL frequency, the calculation formula is as follows:

$$f = \frac{N+1+X}{P\cdot(M0+1)\cdot(M1+1)}\cdot 24MHz, 0<X<1$$

Where,

P is the frequency division factor of module or PLL;

M0 is the post-frequency division factor of PLL;

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

M1 is the pre-frequency division factor of PLL;

N is the frequency doubling factor of PLL;

X is the amplitude coefficient of the spread spectrum.

The parameters N, P, M1, and M0 are for the frequency division.

When M1 = 0, M0 = 0, and P = 1 (no frequency division), the calculation formula of PLL frequency can be simplified as follows:

$$f = (N + 1 + X) \cdot 24MHz,\ 0 < X < 1$$

$$[f_1, f_2] = (N + 1 + [X_1, X_2]) \cdot 24MHz$$

$$WAVE_BOT = 2^{17} \cdot X_1$$

$$\mathrm{WAVE_STEP} = 2^{17} \cdot (X_2 - X_1)/(24\,\mathrm{MHz}/FREQ) \cdot 2$$

Where, WAVE_BOT and WAVE_STEP are bits of the PLL pattern control register, and FREQ is the frequency of the spread spectrum.

NOTE

Different PLLs have different calculate formulas, refer to the CTRL register of the corresponding PLL in Section 4.1.6 Register Description.

Follow the steps below to implement the spread spectrum:

Step 1 Configure the control register of the corresponding PLL

a) Calculate the factor N and decimal value X according to the PLL frequency and PLL frequency formula. Refer to the control register of the corresponding PLL (named PLL_xxx_CTRL_REG, where xxx is the module name) in Section 4.1.6 Register Descriptionfor the corresponding PLL frequency formula.

b) Write M0, M1, N, and PLL frequency to the PLL_XXX_CTRL_REG.

c) Configure the PLL_SDM_EN bit (bit [24]) of the PLL_XXX_CTRL_REG to 1 to enable the spread spectrum function.

Step 2 Configure the pattern control register of the corresponding PLL

a) Calculate the WAVE_BOT and WAVE_STEP of the pattern control register according to decimal value X and spread spectrum frequency.

b) Write WAVE_BOT and WAVE_STEP to the PLL_xxx_PAT0_CTRL_REG register.

c) Configure the FREQ of PLL_xxx_PAT0_CTRL_REG register.

d) Configure the spread spectrum mode (SPR_FREQ_MODE) to 2 or 3.

e) If the PLL_INPUT_DIV2 of the PLL_XXX_CTRL_REG is 1, configure the spread spectrum clock source select bit (SDM_CLK_SEL) of the PLL pattern control register to 1. Otherwise, configure SDM_CLK_SEL to the default value 0.

f) Configure the SIG_DELT_PAT_EN bit (bit [31]) of this register to 1.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 3 Delay 20 us.

4.1.4.5 Glitch-free Switch Configuration

To use glitch-free switch, follow the rules below:

- Both the original clock source and the target clock source are enabled and output stably.
- In the frequency modulation process, ensure that the output frequency does not exceed the target frequency (during frequency increasing) or original frequency (during frequency reducing).
- The switching interval needs to be longer than two clock periods of the slowest clock source.
- To switch from a lower frequency to a higher frequency: set the frequency division factor first, and then configure the clock source.
- To switch from a higher frequency to a lower frequency: configure the clock source first, and then set the frequency division factor.

4.1.4.6 Bus Clock Configuration

The Bus clock and CPU clock must use glitch-free switch. See section 4.1.4.5 for configuration rules. Besides, ensure that there will be no frequency exceeding the highest frequency clock of the bus when switching bus clock.

The bus frequency for each bus is as follows:

- **RISCV_AXI**: It is suggested to be configured as the RISC-V CPU clock frequency divided by 2
- **PSI (AHB)**: 200 MHz at max.
- **APB0**: 100MHz at max.
- **APB1**: 100MHz at max.
- **MBUS**: 466 MHz at max

4.1.4.7 Module Clock Configuration

For the bus gating reset register of a module, the reset bit is de-asserted first, and then the gating clock is passed to avoid potential problems caused by the asynchronous release of the reset signal.

For all module clocks except the DRAM clocks, configure the clock source and frequency division factor first, and then release the clock gating (that is, set to 1). DRAM clocks use glitch-free switch, see Section 4.1.4.5 for configuration rules.

4.1.5 Register List

Module Name	Base Address
CCU	0x02001000

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
PLL_CPU_CTRL_REG	0x0000	PLL_CPU Control Register
PLL_DDR_CTRL_REG	0x0010	PLL_DDR Control Register
PLL_PERI_CTRL_REG	0x0020	PLL_PERI Control Register
PLL_VIDEO0_CTRL_REG	0x0040	PLL_VIDEO0 Control Register
PLL_VIDEO1_CTRL_REG	0x0048	PLL_VIDEO1 Control Register
PLL_VE_CTRL_REG	0x0058	PLL_VE Control Register
PLL_AUDIO0_CTRL_REG	0x0078	PLL_AUDIO0 Control Register
PLL_AUDIO1_CTRL_REG	0x0080	PLL_AUDIO1 Control Register
PLL_CPU_PAT0_CTRL_REG	0x0100	PLL_CPU Pattern0 Control Register
PLL_CPU_PAT1_CTRL_REG	0x0104	PLL_CPU Pattern1 Control Register
PLL_DDR_PAT0_CTRL_REG	0x0110	PLL_DDR Pattern0 Control Register
PLL_DDR_PAT1_CTRL_REG	0x0114	PLL_DDR Pattern1 Control Register
PLL_PERI_PAT0_CTRL_REG	0x0120	PLL_PERI Pattern0 Control Register
PLL_PERI_PAT1_CTRL_REG	0x0124	PLL_PERI Pattern1 Control Register
PLL_VIDEO0_PAT0_CTRL_REG	0x0140	PLL_VIDEO0 Pattern0 Control Register
PLL_VIDEO0_PAT1_CTRL_REG	0x0144	PLL_VIDEO0 Pattern1 Control Register
PLL_VIDEO1_PAT0_CTRL_REG	0x0148	PLL_VIDEO1 Pattern0 Control Register
PLL_VIDEO1_PAT1_CTRL_REG	0x014C	PLL_VIDEO1 Pattern1 Control Register
PLL_VE_PAT0_CTRL_REG	0x0158	PLL_VE Pattern0 Control Register
PLL_VE_PAT1_CTRL_REG	0x015C	PLL_VE Pattern1 Control Register
PLL_AUDIO0_PAT0_CTRL_REG	0x0178	PLL_AUDIO0 Pattern0 Control Register
PLL_AUDIO0_PAT1_CTRL_REG	0x017C	PLL_AUDIO0 Pattern1 Control Register
PLL_AUDIO1_PAT0_CTRL_REG	0x0180	PLL_AUDIO1 Pattern0 Control Register
PLL_AUDIO1_PAT1_CTRL_REG	0x0184	PLL_AUDIO1 Pattern1 Control Register
PLL_CPU_SSC_REG	0x0200	PLL_CPU SSC Register
PLL_CPU_BIAS_REG	0x0300	PLL_CPU Bias Register
PLL_DDR_BIAS_REG	0x0310	PLL_DDR Bias Register
PLL_PERI_BIAS_REG	0x0320	PLL_PERI Bias Register
PLL_VIDEO0_BIAS_REG	0x0340	PLL_VIDEO0 Bias Register
PLL_VIDEO1_BIAS_REG	0x0348	PLL_VIDEO1 Bias Register
PLL_VE_BIAS_REG	0x0358	PLL_VE Bias Register
PLL_AUDIO0_BIAS_REG	0x0378	PLL_AUDIO0 Bias Register
PLL_AUDIO1_BIAS_REG	0x0380	PLL_AUDIO1 Bias Register
PLL_CPU_TUN1_REG	0x0404	PLL_CPU Tuning1 Register
PSI_CLK_REG	0x0510	PSI Clock Register
APB0_CLK_REG	0x0520	APB0 Clock Register
APB1_CLK_REG	0x0524	APB1 Clock Register
MBUS_CLK_REG	0x0540	MBUS Clock Register
DE_CLK_REG	0x0600	DE Clock Register
DE_BGR_REG	0x060C	DE Bus Gating Reset Register
KSC_BGR_REG	0x061C	KSC Bus Gating Reset Register

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
DI_CLK_REG	0x0620	DI Clock Register
DI_BGR_REG	0x062C	DI Bus Gating Reset Register
G2D_CLK_REG	0x0630	G2D Clock Register
G2D_BGR_REG	0x063C	G2D Bus Gating Reset Register
CE_CLK_REG	0x0680	CE Clock Register
CE_BGR_REG	0x068C	CE Bus Gating Reset Register
VE_CLK_REG	0x0690	VE Clock Register
VE_BGR_REG	0x069C	VE Bus Gating Reset Register
DMA_BGR_REG	0x070C	DMA Bus Gating Reset Register
SPINLOCK_BGR_REG	0x072C	SPINLOCK Bus Gating Reset Register
HSTIMER_BGR_REG	0x073C	HSTIMER Bus Gating Reset Register
AVS_CLK_REG	0x0740	AVS Clock Register
DBGSYS_BGR_REG	0x078C	DBGSYS Bus Gating Reset Register
PWM_BGR_REG	0x07AC	PWM Bus Gating Reset Register
DRAM_CLK_REG	0x0800	DRAM Clock Register
MBUS_MAT_CLK_GATING_REG	0x0804	MBUS Master Clock Gating Register
DRAM_BGR_REG	0x080C	DRAM Bus Gating Reset Register
SMHC0_CLK_REG	0x0830	SMHC0 Clock Register
SMHC1_CLK_REG	0x0834	SMHC1 Clock Register
SMHC2_CLK_REG	0x0838	SMHC2 Clock Register
SMHC_BGR_REG	0x084C	SMHC Bus Gating Reset Register
UART_BGR_REG	0x090C	UART Bus Gating Reset Register
TWI_BGR_REG	0x091C	TWI Bus Gating Reset Register
SPI0_CLK_REG	0x0940	SPI0 Clock Register
SPI1_CLK_REG	0x0944	SPI1 Clock Register
SPI_BGR_REG	0x096C	SPI Bus Gating Reset Register
GMAC0_PHY_CLK_REG	0x0970	GMAC0_PHY Clock Register
GMAC1_PHY_CLK_REG	0x0974	GMAC1_PHY Clock Register
GMAC_BGR_REG	0x097C	GMAC Bus Gating Reset Register
IR_TX_CLK_REG	0x09C0	IR_TX Clock Register
IR_TX_BGR_REG	0x09CC	IR_TX Bus Gating Reset Register
GPADC_BGR_REG	0x09EC	GPADC Bus Gating Reset Register
THS_BGR_REG	0x09FC	THS Bus Gating Reset Register
I2S0_CLK_REG	0x0A10	I2S0 Clock Register
I2S1_CLK_REG	0x0A14	I2S1 Clock Register
I2S_BGR_REG	0x0A20	I2S Bus Gating Reset Register
OWA_TX_CLK_REG	0x0A24	OWA_TX Clock Register
OWA_RX_CLK_REG	0x0A28	OWA_RX Clock Register
OWA_BGR_REG	0x0A2C	OWA Bus Gating Reset Register
DMIC_CLK_REG	0x0A40	DMIC Clock Register
DMIC_BGR_REG	0x0A4C	DMIC Bus Gating Reset Register
AUDIO_CODEC_DAC_CLK_REG	0x0A50	AUDIO_CODEC_DAC Clock Register

Draft Version
Allwinner

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
AUDIO_CODEC_ADC_CLK_REG	0x0A54	AUDIO_CODEC_ADC Clock Register
AUDIO_CODEC_BGR_REG	0x0A5C	AUDIO_CODEC Bus Gating Reset Register
USB0_CLK_REG	0x0A70	USB0 Clock Register
USB1_CLK_REG	0x0A74	USB1 Clock Register
USB_BGR_REG	0x0A8C	USB Bus Gating Reset Register
DPSS_TOP_BGR_REG	0x0ABC	DPSS_TOP Bus Gating Reset Register
HDMI_RX_DTL_CLK_REG	0x0B00	HDMI_RX DTL Clock Register
HDMI_RX_CB_CLK_REG	0x0B04	HDMI_RX Color Bar Clock Register
HDMI_CEC_CLK_REG	0x0B08	HDMI CEC Clock Register
HDMI_RX_BGR_REG	0x0B0C	HDMI_RX Bus Gating Reset Register
HRC_CLK_REG	0x0B10	HRC Clock Register
HRC_BGR_REG	0x0B1C	HRC Bus Gating Reset Register
DSI_CLK_REG	0x0B24	DSI Clock Register
DSI_BGR_REG	0x0B4C	DSI Bus Gating Reset Register
TCONLCD_CLK_REG	0x0B60	TCONLCD Clock Register
TCONLCD_BGR_REG	0x0B7C	TCONLCD Bus Gating Reset Register
LVDS_BGR_REG	0x0BAC	LVDS Bus Gating Reset Register
LEDC_CLK_REG	0x0BF0	LEDC Clock Register
LEDC_BGR_REG	0x0BFC	LEDC Bus Gating Reset Register
CSI_CLK_REG	0x0C04	CSI Clock Register
CSI_MASTER_CLK_REG	0x0C08	CSI Master Clock Register
CSI_BGR_REG	0x0C1C	CSI Bus Gating Reset Register
TPADC_CLK_REG	0x0C50	TPADC Clock Register
TPADC_BGR_REG	0x0C5C	TPADC Bus Gating Reset Register
RISCV_CLK_REG	0x0D00	RISCV Clock Register
RISCV_CFG_BGR_REG	0x0D0C	RISCV_CFG Bus Gating Reset Register
CCU_SEC_SWITCH_REG	0x0F00	CCU Security Switch Register
PLL_LOCK_DBG_CTRL_REG	0x0F04	PLL Lock Debug Control Register
FRE_DET_CTRL_REG	0x0F08	Frequency Detect Control Register
FRE_UP_LIM_REG	0x0F0C	Frequency Up Limit Register
FRE_DOWN_LIM_REG	0x0F10	Frequency Down Limit Register
CCU_FAN_GATE_REG	0x0F30	CCU Fanout Clock Gate Register
CLK27M_FAN_REG	0x0F34	CLK27M FANOUT Register
PCLK_FAN_REG	0x0F38	PCLK FANOUT Register
CCU_FAN_REG	0x0F3C	CCU FANOUT Register

4.1.6 Register Description

4.1.6.1 0x0000 PLL_CPU Control Register (Default Value: 0x4800_1400)

Offset: 0x0000	Register Name: PLL_CPU_CTRL_REG

Draft Version
Allwinner

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_PLL_EN PLL Enable 0: Disable 1: Enable The PLL_CPU= InputFreq*N/P/(M0*M1) The PLL_CPU's VCO frequency range (InputFreq*N/P) is from 480 MHz to 3.0 GHz. Lower frequency can be obtained by dividing M0 and M1. When the crystal oscillator is 24 MHz, the default frequency of PLL_CPU is 480 MHz.
30	R/W	0x1	PLL_LDO_EN LDO enable 0: Disable 1: Enable
29	R/W	0x0	LOCK_ENABLE Lock Enable 0: Disable 1: Enable
28	R	0x0	LOCK PLL Lock info 0: Unlocked 1: Locked (It indicates that the PLL has been stable.)
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable The bit is used to control the output enable of the PLL.
26	R/WAC	0x0	PLL_UPDATE Write 1 update the cfg to PLL, auto clear.
25:22	/	/	/
21:20	R/W	0x0	PLL_M0 PLL_M0 M0 = PLL_M0 + 1 PLL_FACTOR_M0 is from 0 to 3.
19	/	/	/
18:16	R/W	0x0	PLL_P PLL PREDIV P P = PLL_P + 1 PLL_P is from 0 to 7

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15:8	R/W	0x14	PLL_N PLL N N= PLL_N In application, PLL_N shall be more than or equal to 12.
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles
5	R/W	0x0	PLL_LOCK_MDSEL PLL Lock Level 0: 24-26 Clock Cycles 1: 23-27 Clock Cycles
4	/	/	/
3:0	R/W	0x0	PLL_M1 PLL_M1 M1 = PLL_M1 + 1 PLL_M1 is from 0 to 15.

4.1.6.2 0x0010 PLL_DDR Control Register (Default Value: 0x4800_2301)

Offset: 0x0010			Register Name: PLL_DDR_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_EN PLL Enable 0: Disable 1: Enable The PLL_DDR= InputFreq*N/M1/M0 When the crystal oscillator is 24 MHz, the default frequency of PLL_DDR is 432 MHz.
30	R/W	0x1	PLL_LDO_EN LDO enable 0: Disable 1: Enable
29	R/W	0x0	LOCK_ENABLE Lock Enable 0: Disable 1: Enable
28	R	0x0	LOCK PLL Lock Info 0: Unlocked 1: Locked (It indicates that the PLL has been stable.)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: PLL_DDR_CTRL_REG
Bit	Read/Write	Default/Hex	Description
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable The bit is used to control the output enable of the PLL.
26:25	/	/	/
24	R/W	0x0	PLL_SDM_EN PLL SDM Enable 0: Disable 1: Enable
23:16	/	/	/
15:8	R/W	0x23	PLL_N PLL N N= PLL_N +1 PLL_N is from 0 to 254. In application, PLL_N shall be more than or equal to 11.
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles
5	R/W	0x0	PLL_LOCK_MDSEL PLL Lock Level 0: 24-26 Clock Cycles 1: 23-27 Clock Cycles
4:2	/	/	/
1	R/W	0x0	PLL_INPUT_DIV2 PLL Input Div M1 M1=PLL_INPUT_DIV2 + 1 PLL_INPUT_DIV2 is from 0 to 1.
0	R/W	0x1	Reserved

4.1.6.3 0x0020 PLL_PERI Control Register (Default Value: 0x4821_6300)

Offset: 0x0020			Register Name: PLL_PERI_CTRL_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0020			Register Name: PLL_PERI_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_EN PLL Enable 0: Disable 1: Enable The PLL_PERI(2X) = 24MHz*N/M/P0 The PLL_PERI(1X) = 24MHz*N/M/P0/2 The PLL_PERI(800M) =24MHz*N/M/P1 When the crystal oscillator is 24 MHz, the default frequency of PLL_PERI(2X) is 1.2 GHz, the default frequency of PLL_PERI(1X) is 600 MHz, and the default frequency of PLL_PERI(800M) is 800 MHz. The output clock of PERI1PLL2X is fixed to 1.2 GHz and not suggested to change the parameter.
30	R/W	0x1	PLL_LDO_EN LDO enable 0: Disable 1: Enable
29	R/W	0x0	LOCK_ENABLE Lock Enable 0: Disable 1: Enable
28	R	0x0	LOCK PLL Lock Info 0: Unlocked 1: Locked (It indicates that the PLL has been stable.)
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable The bit is used to control the output enable of the PLL.
26:25	/	/	/
24	R/W	0x0	PLL_SDM_EN PLL SDM Enable 0: Disable 1: Enable Enable spread spectrum and decimal division.
23	/	/	/

Draft Version
ALLWINNER

Offset: 0x0020			Register Name: PLL_PERI_CTRL_REG
Bit	Read/Write	Default/Hex	Description
22:20	R/W	0x2	PLL_P1 PLL Output Div P1 P1=PLL_OUTPUT_DIV_P1 + 1 PLL_OUTPUT_DIV_P1 is from 0 to 7.
19	/	/	/
18:16	R/W	0x1	PLL_P0 PLL Output Div P0 P0=PLL_OUTPUT_DIV_P0 + 1 PLL_OUTPUT_DIV_P0 is from 0 to 7.
15:8	R/W	0x63	PLL_N PLL N N= PLL_N +1 PLL_N is from 0 to 254. In application, PLL_N shall be more than or equal to 11.
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles
5	R/W	0x0	PLL_LOCK_MDSEL PLL Lock Level 0: 24-26 Clock Cycles 1: 23-27 Clock Cycles
4:2	/	/	/
1	R/W	0x0	PLL_INPUT_DIV2 PLL Input Div M M=PLL_INPUT_DIV2 + 1 PLL_INPUT_DIV2 is from 0 to 1.
0	/	/	/

4.1.6.4 0x0040 PLL_VIDEO0 Control Register (Default Value: 0x4800_6203)

Offset: 0x0040			Register Name: PLL_VIDEO0_CTRL_REG
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: PLL_VIDEO0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_EN PLL Enable 0: Disable 1: Enable For application, PLL_VIDEO0(4X) =InputFreq *N/M PLL_VIDEO0(2X) = InputFreq *N/M/2 PLL_VIDEO0(1X) = InputFreq *N/M/4 When the crystal oscillator is 24 MHz, The default value of PLL_VIDEO0(4X) is 1188MHz=24*99/2.
30	R/W	0x1	PLL_LDO_EN LDO enable 0: Disable 1: Enable
29	R/W	0x0	LOCK_ENABLE Lock Enable 0: Disable 1: Enable
28	R	0x0	LOCK PLL Lock Info 0: Unlocked 1: Locked (It indicates that the PLL has been stable.)
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable The bit is used to control the output enable of the PLL.
26:25	/	/	/
24	R/W	0x0	PLL_SDM_EN PLL SDM Enable 0: Disable 1: Enable.
23:16	/	/	/
15:8	R/W	0x62	PLL_N PLL N N= PLL_N +1 PLL_N is from 0 to 254. In application, PLL_N shall be more than or equal to 11.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: PLL_VIDEO0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles
5	R/W	0x0	PLL_LOCK_MDSEL PLL Lock Level 0: 24-26 Clock Cycles 1: 23-27 Clock Cycles
4:2	/	/	/
1	R/W	0x1	PLL_INPUT_DIV2 PLL Input Div M M1=PLL_INPUT_DIV_M + 1 PLL_INPUT_DIV_M is from 0 to 1.
0	R/W	0x1	Reserved

4.1.6.5 0x0048 PLL_VIDEO1 Control Register (Default Value: 0x4800_6203)

Offset: 0x0048			Register Name: PLL_VIDEO1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_EN PLL Enable 0: Disable 1: Enable PLL_VIDEO1(4X) =InputFreq*N/M PLL_VIDEO1(2X) =InputFreq*N/M/2 PLL_VIDEO1(1X) = InputFreq*N/M/4 When the crystal oscillator is 24 MHz, the default value of PLL_VIDEO1(4X) is 1188 MHz.
30	R/W	0x1	PLL_LDO_EN LDO enable 0: Disable 1: Enable
29	R/W	0x0	LOCK_ENABLE Lock Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0048			Register Name: PLL_VIDEO1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
28	R	0x0	LOCK PLL Lock Info 0: Unlocked 1: Locked (It indicates that the PLL has been stable.)
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable The bit is used to control the output enable of the PLL.
26:25	/	/	/
24	R/W	0x0	PLL_SDM_EN PLL SDM Enable 0: Disable 1: Enable.
23:16	/	/	/
15:8	R/W	0x62	PLL_FACTOR_N PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles
5	R/W	0x0	PLL_LOCK_MDSEL PLL Lock Level 0: 24-26 Clock Cycles 1: 23-27 Clock Cycles
4:2	/	/	/
1	R/W	0x1	PLL_INPUT_DIV2 PLL Input Div M M=PLL_INPUT_DIV_M + 1 PLL_INPUT_DIV_M is from 0 to 1.
0	R/W	0x1	Reserved

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.6 0x0058 PLL_VE Control Register (Default Value: 0x4800_2301)

Offset: 0x0058			Register Name: PLL_VE_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_EN PLL Enable 0: Disable 1: Enable The PLL_VE = InputFreq*N/M1/M0 The default value of PLL_VE is 432 MHz when the crystal oscillator is 24 MHz.
30	R/W	0x1	PLL_LDO_EN LDO enable 0: Disable 1: Enable
29	R/W	0x0	LOCK_ENABLE Lock Enable 0: Disable 1: Enable
28	R	0x0	LOCK PLL Lock Info 0: Unlocked 1: Locked (It indicates that the PLL has been stable.)
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable The bit is used to control the output enable of the PLL.
26:25	/	/	/
24	R/W	0x0	PLL_SDM_EN PLL SDM Enable 0: Disable 1: Enable.
23:16	/	/	/
15:8	R/W	0x23	PLL_N PLL N N= PLL_N +1 PLL_N is from 0 to 254 In application, PLL_N shall be more than or equal to 11.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0058			Register Name: PLL_VE_CTRL_REG
Bit	Read/Write	Default/Hex	Description
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles
5	R/W	0x0	PLL_LOCK_MDSEL PLL Lock Level 0: 24-26 Clock Cycles 1: 23-27 Clock Cycles
4:2	/	/	/
1	R/W	0x0	PLL_INPUT_DIV2 PLL Input Div M1 M1=PLL_INPUT_DIV2 + 1 PLL_INPUT_DIV2 is from 0 to 1.
0	R/W	0x1	Reserved

4.1.6.7 0x0078 PLL_AUDIO0 Control Register (Default Value: 0x4814_5500)

Offset: 0x0078			Register Name: PLL_AUDIO0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_EN PLL Enable 0: Disable 1: Enable The PLL_AUDIO0(4X) = 24MHz*N/M1/M0/P The PLL_AUDIO0(2X) = (24MHz*N/M1/M0) /P/2 The PLL_AUDIO0(1X) = (24MHz*N/M1/M0) /P/4 **7.5 N/M0/M1 125 and 12 N** The working frequency range of 24MHz*N/M0/M1 is from 180 MHz to 3.0 GHz. The default frequency of PLL_AUDIO0(1X) is 24.5714 MHz.
30	R/W	0x1	PLL_LDO_EN LDO enable 0: Disable 1: Enable
29	R/W	0x0	LOCK_ENABLE Lock Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0078			Register Name: PLL_AUDIO0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
28	R	0x0	LOCK PLL Lock Info 0: Unlocked 1: Locked (It indicates that the PLL has been stable.) The bit is only valid when the bit29 is set to 1.
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable The bit is used to control the output enable of the PLL.
26:25	/	/	/
24	R/W	0x0	PLL_SDM_EN PLL SDM Enable 0: Disable 1: Enable Enable spread spectrum and decimal division.
23:22	/	/	/
21:16	R/W	0x14	PLL_P PLL Post div P P= PLL_POST_DIV_P +1 PLL_POST_DIV_P is from 0 to 63.
15:8	R/W	0x55	PLL_N PLL N N= PLL_N +1 PLL_N is from 0 to 254. In application, PLL_N shall be more than or equal to 11.
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles
5	R/W	0x0	PLL_LOCK_MDSEL PLL Lock Level 0: 24-26 Clock Cycles 1: 23-27 Clock Cycles
4:2	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0078			Register Name: PLL_AUDIO0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	PLL_INPUT_DIV2 PLL Input Div M1 M1=PLL_INPUT_DIV2 + 1 PLL_INPUT_DIV2 is from 0 to 1.
0	R/W	0x0	Reserved

4.1.6.8 0x0080 PLL_AUDIO1 Control Register (Default Value: 0x4841_7F00)

Offset: 0x0080			Register Name: PLL_AUDIO1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_EN PLL Enable 0: Disable 1: Enable The PLL_AUDIO1 = 24MHz*N/M The PLL_AUDIO1(DIV2) = 24MHz*N/M /P0 The PLL_AUDIO1(DIV5) = 24MHz*N/M /P1 The working frequency range of 24 MHz/M*N is from 180 MHz to 3.5 GHz. The default frequency of PLL_AUDIO1 is 3072 MHz. The default frequency of PLL_AUDIO1(DIV2) is 1536 MHz. The default frequency of PLL_AUDIO1(DIV5) is 614.4 MHz (24.576 MHz*25).
30	R/W	0x1	PLL_LDO_EN LDO enable 0: Disable 1: Enable
29	R/W	0x0	LOCK_ENABLE Lock Enable 0: Disable 1: Enable
28	R	0x0	LOCK PLL Lock Info 0: Unlocked 1: Locked (It indicates that the PLL has been stable.) The bit is only valid when the bit29 is set to 1.

Draft Version
ALLWINNER

Offset: 0x0080			Register Name: PLL_AUDIO1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable The bit is used to control the output enable of the PLL.
26:25	/	/	/
24	R/W	0x0	PLL_SDM_EN PLL SDM Enable 0: Disable 1: Enable Enable spread spectrum and decimal division.
23	/	/	/
22:20	R/W	0x4	PLL_P1 PLL Output Div P1 P1=PLL_OUTPUT_DIV_P1 + 1 PLL_OUTPUT_DIV_P1 is from 0 to 7.
19	/	/	/
18:16	R/W	0x1	PLL_P0 PLL Output Div P0 P0=PLL_OUTPUT_DIV_P0 + 1 PLL_OUTPUT_DIV_P0 is from 0 to 7.
15:8	R/W	0x7F	PLL_FACTOR_N PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles
5	R/W	0x0	PLL_LOCK_MDSEL PLL Lock Level 0: 24-26 Clock Cycles 1: 23-27 Clock Cycles
4:2	/	/	/
1	R/W	0x0	PLL_INPUT_DIV2 PLL Input Div M M=PLL_INPUT_DIV_M + 1 PLL_INPUT_DIV_M is from 0 to 1.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0080			Register Name: PLL_AUDIO1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
0	/	/	/

4.1.6.9 0x0100 PLL_CPU Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0100			Register Name: PLL_CPU_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN Sigma Delta Pattern Enable.
30:29	R/W	0x0	SPR_FREQ_MODE Spread Frequency Mode 00: SDM 01: MASH-1(8 bit) 10: MASH-2(8 bit) 11: MASH-3(8 bit)
28:17	R/W	0x0	WAVE_STEP Wave Step
16:0	R/W	0x0	WAVE_BOT Wave Bottom

4.1.6.10 0x0104 PLL_CPU Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0104			Register Name: PLL_CPU_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:22	R/W	0x0	SDM_CYCLE SDM Cycle SDM_CYCLE=SDM_FRE/CLK_SDM/2
21	/	/	/
20	R/W	0x0	SDM_DIRECTION SDM direction 0: UP 1: DOWM
19	/	/	/
18	R/W	0x0	DITHER_EN Dither Enable.
17	R/W	0x0	FRAC_EN Fraction Enable.
16:0	R/W	0x0	FRAC_IN Fraction In.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.11 0x0110 PLL_DDR Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0110			Register Name: PLL_DDR_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN Sigma Delta Pattern Enable.
30:29	R/W	0x0	SPR_FREQ_MODE Spread Frequency Mode 00: DC=0 01: DC=1 10: Triangular(1-bit) 11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP Wave Step.
19	R/W	0x0	SDM_CLK_SEL SDM Clock Select 0: 24MHz 1: 12MHz When the PLL_INPUT_DIV2 is 1, the bit needs to be set to 1.
18:17	R/W	0x0	FREQ Frequency 00: 31.5KHz 01: 32KHz 10: 32.5KHz 11: 33KHz
16:0	R/W	0x0	WAVE_BOT Wave Bottom.

4.1.6.12 0x0114 PLL_DDR Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0114			Register Name: PLL_DDR_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	DITHER_EN Dither Enable.
23:21	/	/	/
20	R/W	0x0	FRAC_EN Fraction Enable.
19:17	/	/	/
16:0	R/W	0x0	FRAC_IN Fraction In.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.13 0x0120 PLL_PERI Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0120			Register Name: PLL_PERI_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN Sigma Delta Pattern Enable.
30:29	R/W	0x0	SPR_FREQ_MODE Spread Frequency Mode 00: DC=0 01: DC=1 10: Triangular(1-bit) 11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP Wave Step.
19	R/W	0x0	SDM_CLK_SEL SDM Clock Select 0: 24MHz 1: 12MHz When the PLL_INPUT_DIV2 is 1, the bit needs to be set to 1.
18:17	R/W	0x0	FREQ Frequency 00: 31.5KHz 01: 32KHz 10: 32.5KHz 11: 33KHz
16:0	R/W	0x0	WAVE_BOT Wave Bottom.

4.1.6.14 0x0124 PLL_PERI Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0124			Register Name: PLL_PERI_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	DITHER_EN Dither Enable.
23:21	/	/	/
20	R/W	0x0	FRAC_EN Fraction Enable.
19:17	/	/	/
16:0	R/W	0x0	FRAC_IN Fraction In.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.15 0x0140 PLL_VIDEO0 Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0140			Register Name: PLL_VIDEO0_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN Sigma Delta Pattern Enable.
30:29	R/W	0x0	SPR_FREQ_MODE Spread Frequency Mode 00: DC=0 01: DC=1 10: Triangular(1-bit) 11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP Wave Step.
19	R/W	0x0	SDM_CLK_SEL SDM Clock Select 0: 24MHz 1: 12MHz When the PLL_INPUT_DIV2 is 1, the bit needs to be set to 1.
18:17	R/W	0x0	FREQ Frequency 00: 31.5KHz 01: 32KHz 10: 32.5KHz 11: 33KHz
16:0	R/W	0x0	WAVE_BOT Wave Bottom.

4.1.6.16 0x0144 PLL_VIDEO0 Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0144			Register Name: PLL_VIDEO0_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	DITHER_EN Dither Enable.
23:21	/	/	/
20	R/W	0x0	FRAC_EN Fraction Enable.
19:17	/	/	/
16:0	R/W	0x0	FRAC_IN Fraction In.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.17 0x0148 PLL_VIDEO1 Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0148			Register Name: PLL_VIDEO1_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN Sigma Delta Pattern Enable.
30:29	R/W	0x0	SPR_FREQ_MODE Spread Frequency Mode 00: DC=0 01: DC=1 10: Triangular(1-bit) 11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP Wave Step.
19	R/W	0x0	SDM_CLK_SEL SDM Clock Select 0: 24MHz 1: 12MHz When the PLL_INPUT_DIV2 is 1, the bit needs to be set to 1.
18:17	R/W	0x0	FREQ Frequency 00: 31.5KHz 01: 32KHz 10: 32.5KHz 11: 33KHz
16:0	R/W	0x0	WAVE_BOT Wave Bottom.

4.1.6.18 0x014C PLL_VIDEO1 Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x014C			Register Name: PLL_VIDEO1_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	DITHER_EN Dither Enable.
23:21	/	/	/
20	R/W	0x0	FRAC_EN Fraction Enable.
19:17	/	/	/
16:0	R/W	0x0	FRAC_IN Fraction In.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.19 0x0158 PLL_VE Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0158			Register Name: PLL_VE_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN Sigma Delta Pattern Enable.
30:29	R/W	0x0	SPR_FREQ_MODE Spread Frequency Mode 00: DC=0 01: DC=1 10: Triangular(1-bit) 11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP Wave Step.
19	R/W	0x0	SDM_CLK_SEL SDM Clock Select 0: 24MHz 1: 12MHz When the PLL_INPUT_DIV2 is 1, the bit needs to be set to 1.
18:17	R/W	0x0	FREQ Frequency 00: 31.5KHz 01: 32KHz 10: 32.5KHz 11: 33KHz
16:0	R/W	0x0	WAVE_BOT Wave Bottom.

4.1.6.20 0x015C PLL_VE Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x015C			Register Name: PLL_VE_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	DITHER_EN Dither Enable.
23:21	/	/	/
20	R/W	0x0	FRAC_EN Fraction Enable.
19:17	/	/	/
16:0	R/W	0x0	FRAC_IN Fraction In.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.21 0x0178 PLL_AUDIO0 Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0178			Register Name: PLL_AUDIO0_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN Sigma Delta Pattern Enable.
30:29	R/W	0x0	SPR_FREQ_MODE Spread Frequency Mode 00: DC=0 01: DC=1 10: Triangular(1-bit) 11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP Wave Step.
19	R/W	0x0	SDM_CLK_SEL SDM Clock Select 0: 24MHz 1: 12MHz When the PLL_INPUT_DIV2 is 1, the bit needs to be set to 1.
18:17	R/W	0x0	FREQ Frequency 00: 31.5KHz 01: 32KHz 10: 32.5KHz 11: 33KHz
16:0	R/W	0x0	WAVE_BOT Wave Bottom.

4.1.6.22 0x017C PLL_AUDIO0 Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x017C			Register Name: PLL_AUDIO0_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	DITHER_EN Dither Enable.
23:21	/	/	/
20	R/W	0x0	FRAC_EN Fraction Enable.
19:17	/	/	/
16:0	R/W	0x0	FRAC_IN Fraction In.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.23 0x0180 PLL_AUDIO1 Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0180			Register Name: PLL_AUDIO1_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN Sigma Delta Pattern Enable.
30:29	R/W	0x0	SPR_FREQ_MODE Spread Frequency Mode 00: DC=0 01: DC=1 10: Triangular(1-bit) 11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP Wave Step.
19	R/W	0x0	SDM_CLK_SEL SDM Clock Select 0: 24MHz 1: 12MHz When the PLL_INPUT_DIV2 is 1, the bit needs to be set to 1.
18:17	R/W	0x0	FREQ Frequency 00: 31.5KHz 01: 32KHz 10: 32.5KHz 11: 33KHz
16:0	R/W	0x0	WAVE_BOT Wave Bottom.

4.1.6.24 0x0184 PLL_AUDIO1 Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0184			Register Name: PLL_AUDIO1_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	DITHER_EN Dither Enable.
23:21	/	/	/
20	R/W	0x0	FRAC_EN Fraction Enable.
19:17	/	/	/
16:0	R/W	0x0	FRAC_IN Fraction In.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.25 0x0200 PLL_CPU SSC Register (Default Value: 0x4CCC_A000)

Offset: 0x0200			Register Name: PLL_CPU_SSC_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_SSC_MODE PLL_SSC_MODE 0: Normal Mode 1: Continuously Frequency Scale
30	R/W	0x1	PLL_SSC_RSTN SSC RSTN bake up.
29	R/W	0x0	PLL_SSC_CLK_SEL SSC CLK Select 0: PLL_CLK_SDM 1: REF_CLK
28:12	R/W	0xCCCA	PLL_SSC SSC amplitude must be an integer multiple of 2^step. spread spectrum amplitude = (SSC amplitude + 2^step) *24/(2^17), unit: MHz.
11:7	/	/	/
6:4	R/W	0x0	PLL_PHASE_COMPENSATE PLL_PHASE_COMPENSATE The value of bit[6:4] is based on 24M clock, then the default PLL phase compensate is (3/24000000)s
3:0	R/W	0x0	PLL_SSC_STEP PLL_SSC_STEP 0000:0.00439MHz/us (576/2^17) 0001:0.00879MHz/us (576/2^16) 0010:0.01758MHz/us (576/2^15) 0011:0.03516MHz/us (576/2^14) 0100:0.07031MHz/us (576/2^13) 0101:0.14062MHz/us (576/2^12) 0110:0.28125MHz/us (576/2^11) 0111:0.56250MHz/us (576/2^10) 1000:1.12500MHz/us (576/2^9) 1001:2.25000MHz/us (576/2^8) 1010:4.50000MHz/us (576/2^7) 1011:9.00000MHz/us (576/2^6) Others:0.00439MHz/us(576/2^17)

4.1.6.26 0x0300 PLL_CPU Bias Register (Default Value: 0x0002_0000)

Offset: 0x0300	Register Name: PLL_CPU_BIAS_REG

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0x2	PLL_CP PLL current bias control.
15:0	/	/	/

4.1.6.27 0x0310 PLL_DDR Bias Register (Default Value: 0x0002_0000)

Offset: 0x0310			Register Name: PLL_DDR_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0x2	PLL_CP PLL bias control.
15:0	/	/	/

4.1.6.28 0x0320 PLL_PERI Bias Register (Default Value: 0x0004_0000)

Offset: 0x0320			Register Name: PLL_PERI_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0x4	PLL_CP PLL bias control .
15:0	/	/	/

4.1.6.29 0x0340 PLL_VIDEO0 Bias Register (Default Value: 0x0004_0000)

Offset: 0x0340			Register Name: PLL_VIDEO0_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0x4	PLL_CP PLL bias control .
15:0	/	/	/

4.1.6.30 0x0348 PLL_VIDEO1 Bias Register (Default Value: 0x0004_0000)

Offset: 0x0348			Register Name: PLL_VIDEO1_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0x4	PLL_CP PLL bias control.
15:0	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.31 0x0358 PLL_VE Bias Register (Default Value: 0x0002_0000)

Offset: 0x0358			Register Name: PLL_VE_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0x2	PLL_CP PLL bias control.
15:0	/	/	/

4.1.6.32 0x0378 PLL_AUDIO0 Bias Register (Default Value: 0x0002_0000)

Offset: 0x0378			Register Name: PLL_AUDIO0_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0x2	PLL_CP PLL bias control.
15:0	/	/	/

4.1.6.33 0x0380 PLL_AUDIO1 Bias Register (Default Value: 0x0005_0000)

Offset: 0x0380			Register Name: PLL_AUDIO1_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0x5	PLL_CP PLL bias control.
15:0	/	/	/

4.1.6.34 0x0404 PLL_CPU Tuning1 Register (Default Value: 0x0000_0000)

Offset: 0x0404			Register Name: PLL_CPU_TUN1_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_SDM_EN PLL_SDM_EN.
30:0	/	/	/

4.1.6.35 0x0510 PSI Clock Register (Default Value: 0x0000_0000)

Offset: 0x0510			Register Name: PSI_CLK_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0510			Register Name: PSI_CLK_REG
Bit	Read/Write	Default/Hex	Description
25:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: CLK32K 010: CLK16M_RC 011: PERIPLL1X PSI_CLK = Clock Source/M/N The clock select is lack of glitch switching and supports dynamic configuration.
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8 The clock division is lack of glitch switching and supports dynamic configuration.
7:2	/	/	/
1:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 3 The clock division is lack of glitch switching and supports dynamic configuration.

4.1.6.36 0x0520 APB0 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0520			Register Name: APB0_CLK_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: CLK32K 010: PSI_CLK 011: PERIPLL1X APB0_CLK = Clock Source/M/N The clock select is lack of glitch switching and supports dynamic configuration.
23:10	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0520			Register Name: APB0_CLK_REG
Bit	Read/Write	Default/Hex	Description
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8 The clock division is lack of glitch switching and supports dynamic configuration.
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31. The clock division is lack of glitch switching and supports dynamic configuration.

4.1.6.37 0x0524 APB1 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0524			Register Name: APB1_CLK_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: CLK32K 010: PSI_CLK 011: PERIPLL1X APB1_CLK = Clock Source/M/N The clock select is lack of glitch switching and supports dynamic configuration.
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8 The clock division is lack of glitch switching and supports dynamic configuration.
7:5	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0524			Register Name: APB1_CLK_REG
Bit	Read/Write	Default/Hex	Description
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31. The clock division is lack of glitch switching and supports dynamic configuration.

4.1.6.38 0x0540 MBUS Clock Register (Default Value: 0x4000_0000)

Offset: 0x0540			Register Name: MBUS_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	/	/	/
30	R/W	0x1	MBUS_RST MBUS Reset 0: Assert 1: De-assert
29:0	/	/	/

4.1.6.39 0x0600 DE Clock Register (Default Value: 0x0000_0000)

Offset: 0x0600			Register Name: DE_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	DE_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON DE_CLK = Clock Source/M.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: PERIPLL2X 001: VIDEO0PLL4X 010: VIDEO1PLL4X 011: AUDIO1PLL_DIV2
23:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.40 0x060C DE Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x060C			Register Name: DE_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	DE_RST DE Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	DE_GATING Gating Clock for DE 0: Mask 1: Pass

4.1.6.41 0x061C KSC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x061C			Register Name: KSC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	KSC_RST KSC Reset 0: Assert 1: De-assert
15:0	/	/	/

4.1.6.42 0x0620 DI Clock Register (Default Value: 0x0000_0000)

Offset: 0x0620			Register Name: DI_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	DI_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON DI_CLK = Clock Source/M.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: PERIPLL2X 001: VIDEO0PLL4X 010: VIDEO1PLL4X 011: AUDIO1PLL_DIV2

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0620			Register Name: DI_CLK_REG
Bit	Read/Write	Default/Hex	Description
23:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.43 0x062C DI Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x062C			Register Name: DI_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	DI_RST DI Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	DI_GATING Gating Clock for DI 0: Mask 1: Pass

4.1.6.44 0x0630 G2D Clock Register (Default Value: 0x0000_0000)

Offset: 0x0630			Register Name: G2D_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	G2D_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON G2D_CLK = Clock Source/M.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: PERIPLL2X 001: VIDEO0PLL4X 010: VIDEO1PLL4X 011: AUDIO1PLL_DIV2
23:5	/	/	/

Draft Version
ALLWINNER

Offset: 0x0630			Register Name: G2D_CLK_REG
Bit	Read/Write	Default/Hex	Description
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.45 0x063C G2D Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x063C			Register Name: G2D_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	G2D_RST G2D Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	G2D_GATING Gating Clock for G2D 0: Mask 1: Pass

4.1.6.46 0x0680 CE Clock Register (Default Value: 0x0000_0000)

Offset: 0x0680			Register Name: CE_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CE_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON CE_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: HOSC 01: PERIPLL2X 10: PERIPLL1X
23:10	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0680			Register Name: CE_CLK_REG
Bit	Read/Write	Default/Hex	Description
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.47 0x068C CE Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x068C			Register Name: CE_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	CE_RST CE Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	CE_GATING Gating Clock for CE 0: Mask 1: Pass

4.1.6.48 0x0690 VE Clock Register (Default Value: 0x0000_0000)

Offset: 0x0690			Register Name: VE_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	VE_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON VE_CLK = Clock Source/M.
30:25	/	/	/
24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: VEPLL 001: PERIPLL2X

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0690			Register Name: VE_CLK_REG
Bit	Read/Write	Default/Hex	Description
23:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.49 0x069C VE Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x069C			Register Name: VE_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	VE_RST VE Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	VE_GATING Gating Clock for VE 0: Mask 1: Pass

4.1.6.50 0x070C DMA Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x070C			Register Name: DMA_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	DMA_RST DMA Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	DMA_GATING Gating Clock for DMA 0: Mask 1: Pass

4.1.6.51 0x072C SPINLOCK Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x072C			Register Name: SPINLOCK_BGR_REG
Bit	Read/Write	Default/Hex	Description

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x072C			Register Name: SPINLOCK_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	SPINLOCK_RST SPINLOCK Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	SPINLOCK_GATING Gating Clock for SPINLOCK 0: Mask 1: Pass

4.1.6.52 0x073C HSTIMER Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x073C			Register Name: HSTIMER_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	HSTIMER_RST HSTIMER Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	HSTIMER_GATING Gating Clock for HSTIMER 0: Mask 1: Pass

4.1.6.53 0x0740 AVS Clock Register (Default Value: 0x0000_0000)

Offset: 0x0740			Register Name: AVS_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	AVS_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON AVS_CLK = HOSC.
30:0	/	/	/

4.1.6.54 0x078C DBGSYS Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x078C	Register Name: DBGSYS_BGR_REG

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	DBGSYS_RST DBGSYS Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	DBGSYS_GATING Gating Clock for DBGSYS 0: Mask 1: Pass

4.1.6.55 0x07AC PWM Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x07AC			Register Name: PWM_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	PWM_RST PWM Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	PWM_GATING Gating Clock for PWM 0: Mask 1: Pass

4.1.6.56 0x0800 DRAM Clock Register (Default Value: 0x8000_0000)

Offset: 0x0800			Register Name: DRAM_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x1	DRAM_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON DRAM_CLK = Clock Source/M/N.
30	R/W	0x0	DRAM_MODULE_RST Module Reset 0: Assert 1: De-assert
29:28	/	/	/

Draft Version

Offset: 0x0800			Register Name: DRAM_CLK_REG
Bit	Read/Write	Default/Hex	Description
27	R/WAC	0x0	DRAM_UPD SDRCLK Configuration 0 update 0: Invalid 1: Valid Setting 1 will validate the bit. It will be automatically cleared after the bit is valid. Here supports dram req/ack signal. When dram_update is set to 1, dram_clk_sel/dram_div2/dram_clk1 will be updated.
26:24	R/W	0x0	DRAM_CLK_SEL Clock Source Select 00: DDRPLL 01: AUDIO1PLL_DIV2 10: PERIPLL2X 11: PERIPLL_800M The clock select is lack of glitch switching and supports dynamic configuration.
23:10	/	/	/
9:8	R/W	0x0	DRAM_DIV2 Factor N 00: 1 01: 2 10: 4 11: 8
7:2	/	/	/
1:0	R/W	0x0	DRAM_DIV1 Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 3. The clock select is lack of glitch switching and supports dynamic configuration.

4.1.6.57 0x0804 MBUS Master Clock Gating Register (Default Value: 0x0000_0000)

Offset: 0x0804			Register Name: MBUS_MAT_CLK_GATING_REG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11	R/W	0x0	Reserved.

Draft Version

Offset: 0x0804			Register Name: MBUS_MAT_CLK_GATING_REG
Bit	Read/Write	Default/Hex	Description
10	R/W	0x0	G2D_MCLK_EN Gating MBUS Clock for G2D 0: Mask 1: Pass
9	/	/	/
8	R/W	0x0	CSI_MCLK_EN Gating MBUS Clock for CSI 0: Mask 1: Pass
7:3	/	/	/
2	R/W	0x0	CE_MCLK_EN Gating MBUS Clock for CE 0: Mask 1: Pass
1	R/W	0x0	VE_MCLK_EN Gating MBUS Clock for VE 0: Mask 1: Pass
0	R/W	0x0	DMA_MCLK_EN Gating MBUS Clock for DMA 0: Mask 1: Pass

4.1.6.58 0x080C DRAM Bus Gating Reset Register (Default Value: 0x0000_0001)

Offset: 0x080C			Register Name: DRAM_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	DRAM_RST DRAM Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x1	DRAM_GATING Gating Clock for DRAM 0: Mask 1: Pass

4.1.6.59 0x0830 SMHC0 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0830	Register Name: SMHC0_CLK_REG

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SMHC0_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON SMHC0_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: HOSC 01: PERIPLL1X 10: PERIPLL2X 11: AUDIO1PLL_DIV2
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.60 0x0834 SMHC1 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0834			Register Name: SMHC1_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SMHC1_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON SMHC1_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: HOSC 01: PERIPLL1X 10: PERIPLL2X 11: AUDIO1PLL_DIV2
23:10	/	/	/

Draft Version
ALLWINNER

Offset: 0x0834			Register Name: SMHC1_CLK_REG
Bit	Read/Write	Default/Hex	Description
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.61 0x0838 SMHC2 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0838			Register Name: SMHC2_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SMHC2_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON SMHC2_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: PERIPLL1X 010: PERIPLL2X 011: PERIPLL_800M 100: AUDIO1PLL_DIV2
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 15.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.62 0x084C SMHC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x084C			Register Name: SMHC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18	R/W	0x0	SMHC2_RST SMHC2 Reset 0: Assert 1: De-assert
17	R/W	0x0	SMHC1_RST SMHC1 Reset 0: Assert 1: De-assert
16	R/W	0x0	SMHC0_RST SMHC0 Reset 0: Assert 1: De-assert
15:3	/	/	/
2	R/W	0x0	SMHC2_GATING Gating Clock for SMHC2 0: Mask 1: Pass
1	R/W	0x0	SMHC1_GATING Gating Clock for SMHC1 0: Mask 1: Pass
0	R/W	0x0	SMHC0_GATING Gating Clock for SMHC0 0: Mask 1: Pass

4.1.6.63 0x090C UART Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x090C			Register Name: UART_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:22	/	/	/
21	R/W	0x0	UART5_RST UART5 Reset 0: Assert 1: De-assert

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x090C			Register Name: UART_BGR_REG
Bit	Read/Write	Default/Hex	Description
20	R/W	0x0	UART4_RST UART4 Reset 0: Assert 1: De-assert
19	R/W	0x0	UART3_RST UART3 Reset 0: Assert 1: De-assert
18	R/W	0x0	UART2_RST UART2 Reset 0: Assert 1: De-assert
17	R/W	0x0	UART1_RST UART1 Reset 0: Assert 1: De-assert
16	R/W	0x0	UART0_RST UART0 Reset 0: Assert 1: De-assert
15:6	/	/	/
5	R/W	0x0	UART5_GATING Gating Clock for UART5 0: Mask 1: Pass
4	R/W	0x0	UART4_GATING Gating Clock for UART0 0: Mask 1: Pass
3	R/W	0x0	UART3_GATING Gating Clock for UART3 0: Mask 1: Pass
2	R/W	0x0	UART2_GATING Gating Clock for UART2 0: Mask 1: Pass
1	R/W	0x0	UART1_GATING Gating Clock for UART1 0: Mask 1: Pass

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x090C			Register Name: UART_BGR_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	UART0_GATING Gating Clock for UART0 0: Mask 1: Pass

4.1.6.64 0x091C TWI Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x091C			Register Name: TWI_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19	R/W	0x0	TWI3_RST TWI3 Reset 0: Assert 1: De-assert
18	R/W	0x0	TWI2_RST TWI2 Reset 0: Assert 1: De-assert
17	R/W	0x0	TWI1_RST TWI1 Reset 0: Assert 1: De-assert
16	R/W	0x0	TWI0_RST TWI0 Reset 0: Assert 1: De-assert
15:4	/	/	/
3	R/W	0x0	TWI3_GATING Gating Clock for TWI3 0: Mask 1: Pass
2	R/W	0x0	TWI2_GATING Gating Clock for TWI2 0: Mask 1: Pass
1	R/W	0x0	TWI1_GATING Gating Clock for TWI1 0: Mask 1: Pass

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x091C			Register Name: TWI_BGR_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	TWI0_GATING Gating Clock for TWI0 0: Mask 1: Pass

4.1.6.65 0x0940 SPI0 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0940			Register Name: SPI0_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SPI0_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON SPI0_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: PERIPLL1X 010: PERIPLL2X 011: AUDIO1PLL_DIV2 100: AUDIO1PLL_DIV5
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.66 0x0944 SPI1 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0944			Register Name: SPI1_CLK_REG
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Offset: 0x0944			Register Name: SPI1_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SPI1_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON SPI1_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: PERIPLL1X 010: PERIPLL2X 011: AUDIO1PLL_DIV2 100: AUDIO1PLL_DIV5
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.67 0x096C SPI Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x096C			Register Name: SPI_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W	0x0	SPI1_RST SPI1 Reset 0: Assert 1: De-assert
16	R/W	0x0	SPI0_RST SPI0 Reset 0: Assert 1: De-assert
15:2	/	/	/

Draft Version
ALLWINNER

Offset: 0x096C			Register Name: SPI_BGR_REG
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	SPI1_GATING Gating Clock for SPI1 0: Mask 1: Pass
0	R/W	0x0	SPI0_GATING Gating Clock for SPI0 0: Mask 1: Pass

4.1.6.68 0x0970 GMAC0_PHY Clock Register (Default Value: 0x0000_0000)

Offset: 0x0970			Register Name: GMAC0_PHY_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	GMAC0_PHY_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON GMAC0_PHY_CLK =Clock Source.
30	R/W	0x0	GMAC0_PHY_CLK_SRC_GATING Gating the Source Clock for Low Power Design 0: Clock is OFF 1: Clock is ON
29:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 0: GMAC_25M_CLK 1: GMAC_50M_CLK This clock is divided from PERIPLL1X
23:0	/	/	/

4.1.6.69 0x0974 GMAC1_PHY Clock Register (Default Value: 0x0000_0000)

Offset: 0x0974			Register Name: GMAC1_PHY_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	GMAC1_PHY_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON GMAC1_PHY_CLK =Clock Source.

Draft Version

Offset: 0x0974			Register Name: GMAC1_PHY_CLK_REG
Bit	Read/Write	Default/Hex	Description
30	R/W	0x0	GMAC1_PHY_CLK_SRC_GATING Gating the Source Clock for Low Power Design 0: Clock is OFF 1: Clock is ON
29:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 0: GMAC_25M_CLK 1: GMAC_50M_CLK This clock is divided from PERIPLL1X
23:0	/	/	/

4.1.6.70 0x097C GMAC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x097C			Register Name: GMAC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W	0x0	GMAC1_RST GMAC1 Reset 0: Assert 1: De-assert
16	R/W	0x0	GMAC0_RST GMAC0 Reset 0: Assert 1: De-assert
15:2	/	/	/
1	R/W	0x0	GMAC1_GATING Gating Clock for GMAC1 0: Mask 1: Pass
0	R/W	0x0	GMAC0_GATING Gating Clock for GMAC0 0: Mask 1: Pass

4.1.6.71 0x09C0 IR_TX Clock Register (Default Value: 0x0000_0000)

Offset: 0x09C0			Register Name: IR_TX_CLK_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Offset: 0x09C0			Register Name: IR_TX_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	IR_TX_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON IR_TX_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 0: HOSC 1: PERIPLL1X
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.72 0x09CC IR_TX Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x09CC			Register Name: IR_TX_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	IR_TX_RST IR_TX Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	IR_TX_GATING Gating Clock for IR_TX 0: Mask 1: Pass

4.1.6.73 0x09EC GPADC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x09EC	Register Name: GPADC_BGR_REG

Draft Version
ALLWINNER

Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	GPADC_RST GPADC Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	GPADC_GATING Gating Clock for GPADC 0: Mask 1: Pass

4.1.6.74 0x09FC THS Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x09FC			Register Name: THS_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	THS_RST THS Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	THS_GATING Gating Clock for THS 0: Mask 1: Pass

4.1.6.75 0x0A10 I2S0 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A10			Register Name: I2S0_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	I2S0_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON I2S0_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: AUDIO0PLL1X 01: AUDIO0PLL4X 10: AUDIO1PLL_DIV2 11: AUDIO1PLL_DIV5

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0A10			Register Name: I2S0_CLK_REG
Bit	Read/Write	Default/Hex	Description
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: /1 01: /2 10: /4 11: /8
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.76 0x0A14 I2S1 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A14			Register Name: I2S1_CLK_REG:
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	I2S1_CLK_GATING Gating Clock. 0: Clock is OFF 1: Clock is ON I2S1_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: AUDIO0PLL1X 01: AUDIO0PLL4X 10: AUDIO1PLL_DIV2 11: AUDIO1PLL_DIV5
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: /1 01: /2 10: /4 11: /8
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1. FACTOR_M is from 0 to 31

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.77 0x0A20 I2S Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0A20			Register Name: I2S_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W	0x0	I2S1_RST I2S1 Reset 0: Assert 1: De-assert
16	R/W	0x0	I2S0_RST I2S0 Reset 0: Assert 1: De-assert
15:2	/	/	/
1	R/W	0x0	I2S1_GATING Gating Clock for I2S1 0: Mask 1: Pass
0	R/W	0x0	I2S0_GATING Gating Clock for I2S0 0: Mask 1: Pass

4.1.6.78 0x0A24 OWA_TX Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A24			Register Name: OWA_TX_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	OWA_TX_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON OWA_TX_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: AUDIO0PLL1X 01: AUDIO0PLL4X 10: AUDIO1PLL_DIV2 11: AUDIO1PLL_DIV5
23:10	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0A24			Register Name: OWA_TX_CLK_REG
Bit	Read/Write	Default/Hex	Description
9:8	R/W	0x0	FACTOR_N Factor N 00: /1 01: /2 10: /4 11: /8
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.79 0x0A28 OWA_RX Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A28			Register Name: OWA_RX_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	OWA_RX_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON OWA_RX_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: PERIPLL1X 001: AUDIO1PLL_DIV2 010: AUDIO1PLL_DIV5
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: /1 01: /2 10: /4 11: /8
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 31.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.80 0x0A2C OWA Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0A2C			Register Name: OWA_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	OWA_RST OWA Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	OWA_GATING Gating Clock for OWA 0: Mask 1: Pass

4.1.6.81 0x0A40 DMIC Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A40			Register Name: DMIC_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	DMIC_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON DMIC_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: AUDIO0PLL1X 01: AUDIO1PLL_DIV2 10: AUDIO1PLL_DIV5
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: /1 01: /2 10: /4 11: /8
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 31.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.82 0x0A4C DMIC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0A4C			Register Name: DMIC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	DMIC_RST DMIC Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	DMIC_GATING Gating Clock for DMIC 0: Mask 1: Pass

4.1.6.83 0x0A50 AUDIO_CODEC_DAC Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A50			Register Name: AUDIO_CODEC_DAC_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	AUDIO_CODEC_DAC_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON AUDIO_CODEC_DAC_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: AUDIO0PLL1X 01: AUDIO1PLL_DIV2 10: AUDIO1PLL_DIV5
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: /1 01: /2 10: /4 11: /8
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 31.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.84 0x0A54 AUDIO_CODEC_ADC Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A54			Register Name: AUDIO_CODEC_ADC_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	AUDIO_CODEC_ADC_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON AUDIO_CODEC_ADC_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: AUDIO0PLL1X 01: AUDIO1PLL_DIV2 10: AUDIO1PLL_DIV5
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: /1 01: /2 10: /4 11: /8
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.85 0x0A5C AUDIO_CODEC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0A5C			Register Name: AUDIO_CODEC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	AUDIO_CODEC_RST AUDIO_CODEC Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	AUDIO_CODEC_GATING Gating Clock for AUDIO_CODEC 0: Mask 1: Pass

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.86 0x0A70 USB0 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A70			Register Name: USB0_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	USB0_CLKEN Gating Clock for OHCI0 0: Clock is OFF 1: Clock is ON
30	R/W	0x0	USBPHY0_RSTN USB PHY0 Reset 0: Assert 1: De-assert
29:26	/	/	/
25:24	R/W	0x0	USB0_CLK12M_SEL OHCI0 12M Source Select 00: 12M divided from 48MHz 01: 12M divided from 24MHz 10: RTC_32K 11: /
23:0	/	/	/

4.1.6.87 0x0A74 USB1 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A74			Register Name: USB1_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	USB1_CLKEN Gating Clock for OHCI1 0: Clock is OFF 1: Clock is ON
30	R/W	0x0	USBPHY1_RSTN USB PHY1 Reset 0: Assert 1: De-assert
29:26	/	/	/
25:24	R/W	0x0	USB1_CLK12M_SEL OHCI0 12M Source Select 00: 12M divided from 48MHz 01: 12M divided from 24MHz 10: RTC_32K 11: /
23:0	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.1.6.88 0x0A8C USB Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0A8C			Register Name: USB_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	USBOTG0_RST USBOTG0 Reset 0: Assert 1: De-assert
23:22	/	/	/
21	R/W	0x0	USBEHCI1_RST USBEHCI1 Reset 0: Assert 1: De-assert
20	R/W	0x0	USBEHCI0_RST USBEHCI0 Reset 0: Assert 1: De-assert
19:18	/	/	/
17	R/W	0x0	USBOHCI1_RST USBOHCI1 Reset 0: Assert 1: De-assert
16	R/W	0x0	USBOHCI0_RST USBOHCI0 Reset 0: Assert 1: De-assert
15:9	/	/	/
8	R/W	0x0	USBOTG0_GATING Gating Clock for USBOTG0 0: Mask 1: Pass
7:6	/	/	/
5	R/W	0x0	USBEHCI1_GATING Gating Clock for USBEHCI1 0: Mask 1: Pass
4	R/W	0x0	USBEHCI0_GATING Gating Clock for USBEHCI0 0: Mask 1: Pass
3:2	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0A8C			Register Name: USB_BGR_REG
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	USBOHCI1_GATING Gating Clock for USBOHCI1 0: Mask 1: Pass
0	R/W	0x0	USBOHCI0_GATING Gating Clock for USBOHCI0 0: Mask 1: Pass

4.1.6.89 0x0ABC DPSS_TOP Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0ABC			Register Name: DPSS_TOP_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	DPSS_TOP_RST DPSS_TOP Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	DPSS_TOP_GATING Gating Clock for DPSS_TOP 0: Mask 1: Pass

4.1.6.90 0x0B00 HDMI_RX DTL Clock Register (Default Value: 0x0000_0000)

Offset: 0x0B00			Register Name: HDMI_RX_DTL_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HDMI_RX_DTL_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON HDMI_RX_DTL_CLK = Clock Source/M.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: PERIPLL1X 001: VIDEO0PLL2X 010: VIDEO1PLL2X 011: AUDIO1PLL_DIV2
23:5	/	/	/

Draft Version
ALLWINNER

Offset: 0x0B00			Register Name: HDMI_RX_DTL_CLK_REG
Bit	Read/Write	Default/Hex	Description
4:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.91 0x0B04 HDMI_RX Color Bar Clock Register (Default Value: 0x0000_0000)

Offset: 0x0B04			Register Name: HDMI_RX_CB_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HDMI_RX_CB_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON HDMI_RX_CB_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: VIDEO0PLL1X 001: VIDEO0PLL4X 010: VIDEO1PLL1X 011: VIDEO1PLL4X 100: PERIPLL2X 101: AUDIO1PLL_DIV2
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.92 0x0B08 HDMI CEC Clock Register (Default Value: 0x0000_0000)

Offset: 0x0B08			Register Name: HDMI_CEC_CLK_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0B08			Register Name: HDMI_CEC_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HDMI_CEC_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON HDMI_CEC_CLK = Clock Source.
30	R/W	0x0	PERI_GATING Gating PERIPLL Clock 0: Clock is OFF 1: Clock is ON
29:25	/	/	/
24	R/W	0x0	CLK_SRC_SEL Clock Source Select 0: CLK32K 1: HDMI_CEC_CLK32K, PLL_PERI(2X)/36621 = 32.768kHz 1X:/
23:0	/	/	/

4.1.6.93 0x0B0C HDMI_RX Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0B0C			Register Name: HDMI_RX_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	HDMI_RX_RST HDMI_RX Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	HDMI_RX_GATING Gating Clock for HDMI 0: Mask 1: Pass

4.1.6.94 0x0B10 HRC Clock Register (Default Value: 0x0000_0000)

Offset: 0x0B10			Register Name: HRC_CLK_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0B10			Register Name: HRC_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HRC_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON HRC_CLK = Clock Source/M.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: PERIPLL2X 010: VIDEO0PLL4X 011: VIDEO1PLL4X 100: AUDIO1PLL_DIV2
23:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.95 0x0B1C HRC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0B1C			Register Name: HRC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	HRC_RST HRC Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	HRC_GATING Gating Clock for HRC 0: Mask 1: Pass

4.1.6.96 0x0B24 DSI Clock Register (Default Value: 0x0000_0000)

Offset: 0x0B24			Register Name: DSI_CLK_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0B24			Register Name: DSI_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	DSI_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON DSI_CLK = Clock Source/M.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: PERIPLL1X 010: VIDEO0PLL2X 011: VIDEO1PLL2X 100: AUDIO1PLL_DIV2
23:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.97 0x0B4C DSI Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0B4C			Register Name: DSI_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	DSI_RST DSI Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	DSI_GATING Gating Clock for DSI 0: Mask 1: Pass

4.1.6.98 0x0B60 TCONLCD Clock Register (Default Value: 0x0000_0000)

Offset: 0x0B60			Register Name: TCONLCD_CLK_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0B60			Register Name: TCONLCD_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	TCONLCD_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON TCONLCD_CLK = Clock Source/M/N.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: VIDEO0PLL1X 001: VIDEO0PLL4X 010: VIDEO1PLL1X 011: VIDEO1PLL4X 100: PERIPLL2X 101: AUDIO1PLL_DIV2
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.99 0x0B7C TCONLCD Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0B7C			Register Name: TCONLCD_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	TCONLCD_RST TCON LCD Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	TCONLCD_GATING Gating Clock for TCON LCD 0: Mask 1: Pass

Draft Version
ALLWINNER

4.1.6.100 0x0BAC LVDS Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0BAC			Register Name: LVDS_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	LVDS0_RST LVDS0 Reset 0: Assert 1: De-assert
15:0	/	/	/

4.1.6.101 0x0BF0 LEDC Clock Register (Default Value: 0x0000_0000)

Offset: 0x0BF0			Register Name: LEDC_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	LEDC_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON LEDC_CLK = Clock Source/M/N.
30:25	/	/	/
24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: PERIPLL1X
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.102 0x0BFC LEDC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0BFC			Register Name: LEDC_BGR_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0BFC			Register Name: LEDC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	LEDC_RST LEDC Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	LEDC_GATING Gating Clock for LEDC 0: Mask 1: Pass

4.1.6.103 0x0C04 CSI Clock Register (Default Value: 0x0000_0000)

Offset: 0x0C04			Register Name: CSI_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CSI_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON CSI_CLK = Clock Source/M.
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: PERIPLL2X 001: VIDEO0PLL2X 010: VIDEO1PLL2X
23:4	/	/	/
3:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 15.

4.1.6.104 0x0C08 CSI Master Clock Register (Default Value: 0x0000_0000)

Offset: 0x0C08			Register Name: CSI_MASTER_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CSI_MASTER_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON CSI_MASTER_CLK = Clock Source/M.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0C08			Register Name: CSI_MASTER_CLK_REG
Bit	Read/Write	Default/Hex	Description
30:27	/	/	/
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: PERIPLL1X 010: VIDEO0PLL1X 011: VIDEO1PLL1X 100: AUDIO1PLL_DIV2 101: AUDIO1PLL_DIV5
23:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.105 0x0C1C CSI Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0C1C			Register Name: CSI_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	CSI_RST CSI Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	CSI_GATING Gating Clock for CSI 0: Mask 1: Pass

4.1.6.106 0x0C50 TPADC Clock Register (Default Value: 0x0000_0000)

Offset: 0x0C50			Register Name: TPADC_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	TPADC_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON TPADC_CLK = Clock Source.
30:27	/	/	/

Draft Version

Offset: 0x0C50			Register Name: TPADC_CLK_REG
Bit	Read/Write	Default/Hex	Description
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: AUDIO0PLL1X
23:0	/	/	/

4.1.6.107 0x0C5C TPADC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0C5C			Register Name: TPADC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	TPADC_RST TPADC Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	TPADC_GATING Gating Clock for TPADC 0: Mask 1: Pass

4.1.6.108 0x0D00 RISCV Clock Register (Default Value: 0x0000_0100)

Offset: 0x0D00			Register Name: RISCV_CLK_REG
Bit	Read/Write	Default/Hex	Description
31:27	/	/	/
26:24	R/W	0x0	RISCV_CLK_SEL Clock Source Select 000: HOSC 001: CLK32K 010: CLK16M_RC 011: PERIPLL_800M 100: PERIPLL1X 101: CPUPLL 110: AUDIO1PLL_DIV2 RISCV_CLK = Clock Source/M RISCV_AXI_CLK = RISCV_CLK/N The clock select is lack of glitch switching and supports dynamic configuration.
23:10	/	/	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0D00			Register Name: RISCV_CLK_REG
Bit	Read/Write	Default/Hex	Description
9:8	R/W	0x1	RISCV_AXI_DIV_CFG Factor N N = FACTOR_N +1 FACTOR_N is from 1 to 3. The clock division is lack of glitch switching and supports dynamic configuration.
7:5	/	/	/
4:0	R/W	0x0	RISCV_DIV_CFG Factor M. M= FACTOR_M +1 FACTOR_M is from 0 to 31. The clock division is lack of glitch switching and supports dynamic configuration.

4.1.6.109 0x0D0C RISCV_CFG Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0D0C			Register Name: RISCV_CFG_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	RISCV_CFG_RST RISCV Reset 0: Assert 1: DE-assert
15:1	/	/	/
0	R/W	0x0	RISCV_CFG_GATING Gating Clock for RISCV 0: Mask 1: Pass

4.1.6.110 0x0F00 CCU Security Switch Register (Default Value: 0x0000_0000)

Offset: 0x0F00			Register Name: CCU_SEC_SWITCH_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	MBUS_SEC MBUS clock register security 0: Secure 1: Non-secure

Draft Version

Offset: 0x0F00			Register Name: CCU_SEC_SWITCH_REG
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	BUS_SEC Bus relevant registers security 0: Secure 1: Non-secure
0	R/W	0x0	PLL_SEC PLL relevant registers security 0: Secure 1: Non-secure

4.1.6.111 0x0F04 PLL Lock Debug Control Register (Default Value: 0x0000_0000)

Offset: 0x0F04			Register Name: PLL_LOCK_DBG_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_LOCK_FLAG_EN Debug Enable 0: Disable 1: Enable
30:23	/	/	/
22:20	R/W	0x0	PLL_LOCK_FLAG_SEL Debug Select 000: PLL_CPUX 001: PLL_DDR 010: PLL_PERI(2X) 011: PLL_VIDEO0(4X) 100: PLL_VIDEO1(4X) 101: PLL_VE 110: PLL_AUDIO0 111: PLL_AUDIO1 Others: /
19:0	/	/	/

4.1.6.112 0x0F08 Frequency Detect Control Register (Default Value: 0x0000_0020)

Offset: 0x0F08			Register Name: FRE_DET_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W0C	0x0	ERROR_FLAG Error Flag 0: Write 0 to clear 1: Error
30:9	/	/	/

Draft Version

Offset: 0x0F08			Register Name: FRE_DET_CTRL_REG
Bit	Read/Write	Default/Hex	Description
8:4	R/W	0x2	DET_TIME Detect Time Time=1/32k*(2^RegValue) RegValue is form 0 to 16.
3:2	/	/	/
1	R/W	0x0	FRE_DET_IRQ_EN Frequency Detect IRQ Enable 0: Disable 1: Enable
0	R/W	0x0	FRE_DET_FUN_EN Frequency Detect Function Enable 0: Disable 1: Enable

4.1.6.113 0x0F0C Frequency Up Limit Register (Default Value: 0x0000_0000)

Offset: 0x0F0C			Register Name: FRE_UP_LIM_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	FRE_UP_LIM Frequency Up Limit The value of this register must be an integer multiple of 32. Unit: KHz

4.1.6.114 0x0F10 Frequency Down Limit Register (Default Value: 0x0000_0000)

Offset: 0x0F10			Register Name: FRE_DOWN_LIM_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	FRE_DOWN_LIM Frequency Down Limit The value of this register must be an integer multiple of 32. Unit: KHz

4.1.6.115 0x0F30 CCU Fanout Clock Gate Register (Default Value:0x0000_0000)

Offset: 0x0F30			Register Name: CCU_FAN_GATE_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/

Draft Version

Offset: 0x0F30			Register Name: CCU_FAN_GATE_REG
Bit	Read/Write	Default/Hex	Description
4	R/W	0x0	CLK32K_EN Gating for CLK32K 0: Clock is OFF 1: Clock is ON
3	R/W	0x0	CLK25M_EN Gating for CLK25M 0: Clock is OFF 1: Clock is ON
2	R/W	0x0	CLK16M_EN Gating for CLK16M 0: Clock is OFF 1: Clock is ON
1	R/W	0x0	CLK12M_EN Gating for CLK12M 0: Clock is OFF 1: Clock is ON
0	R/W	0x0	CLK24M_EN Gating for CLK24M 0: Clock is OFF 1: Clock is ON

4.1.6.116 0x0F34 CLK27M FANOUT Register (Default Value:0x0000_0000)

Offset: 0x0F34			Register Name: CLK27M_FAN_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CLK27M_EN Gating for CLK27M 0: Clock is OFF 1: Clock is ON SCLK=Clock Source/M/N.
30:26	/	/	/
25:24	R/W	0x0	CLK27M_SCR_SEL Clock Source Select 000: VIDEO0PLL1X 001: VIDEO1PLL1X 010: / 011: /
23:10	/	/	/

Draft Version

Offset: 0x0F34			Register Name: CLK27M_FAN_REG
Bit	Read/Write	Default/Hex	Description
9:8	R/W	0x0	FACTOR_N Factor N 00: 1 01: 2 10: 4 11: 8
7:5	/	/	/
4:0	R/W	0x0	CLK27M_DIV0 Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.117 0x0F38 PCLK FANOUT Register (Default Value:0x0000_0000)

Offset: 0x0F38			Register Name: PCLK_FAN_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PCLK_DIV_EN Gating for PCLK 0: Clock is OFF 1: Clock is ON PCLK = APB0_CLK/M.
30:5	/	/	/
4:0	R/W	0x0	PCLK_DIV Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

4.1.6.118 0x0F3C CCU FANOUT Register (Default Value:0x0000_0000)

Offset: 0x0F3C			Register Name: CCU_FAN_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23	R/W	0x0	CLK_FANOUT2_EN Gating for CLK_FANOUT2 0: Clock is OFF 1: Clock is ON
22	R/W	0x0	CLK_FANOUT1_EN Gating for CLK_FANOUT1 0: Clock is OFF 1: Clock is ON

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0F3C			Register Name: CCU_FAN_REG
Bit	Read/Write	Default/Hex	Description
21	R/W	0x0	CLK_FANOUT0_EN Gating for CLK_FANOUT0 0: Clock is OFF 1: Clock is ON
20:9	/	/	/
8:6	R/W	0x0	CLK_FANOUT2_SEL Clock Fanout2 Select 000: CLK32K (From PERIPLL2X) 001: CLK12M (From DCXO/2) 010: CLK16M (From PERIPLL2X) 011: CLK24M (From DCXO) 100: CLK25M (From PERIPLL1X) 101: CLK27M 110: PCLK CLK_FANOUT2 can be selected to output from the above seven sources.
5:3	R/W	0x0	CLK_FANOUT1_SEL Clock Fanout1 Select 000: CLK32K (From PERIPLL2X) 001: CLK12M (From DCXO/2) 010: CLK16M (From PERIPLL2X) 011: CLK24M (From DCXO) 100: CLK25M (From PERIPLL1X) 101: CLK27M 110: PCLK CLK_FANOUT1 can be selected to output from the above seven sources.
2:0	R/W	0x0	CLK_FANOUT0_SEL Clock Fanout0 Select 000: CLK32K (From PERIPLL2X) 001: CLK12M (From DCXO) 010: CLK16M (From PERIPLL2X) 011: CLK24M (From DCXO) 100: CLK25M (From PERIPLL1X) 101: CLK27M 110: PCLK CLK_FANOUT0 can be selected to output from the above seven sources.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.2 Power Reset Clock Management (PRCM)

4.2.1 Overview

The Power Reset Clock Management (PRCM) module provides a versatile supporting multiple power-management techniques and manages the gating and enabling of the clocks to some device modules in system.

The system-level reset management provides correct reset routing and sequencing when one or more devices are stacked together in the same package. The device-level reset management provides reset routing to relevant devices.

The PRCM has the following features:

- Module clock Configuration
- APBS Clock Configuration
- Module BUS Gating and Reset
- RAM configure Control

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.2.2 Functional Description

4.2.2.1 System Bus Tree

The following figures show the diagram of System Bus Tree

Figure 4-3 System Bus Tree



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.2.2.2 Bus Clock Tree

The following figures show a block diagram of the clock tree Diagram.

Figure 4-4 Bus Clock Tree



4.2.2.3 PLL Distribution

The following figures show the block diagram of the PLL distribution.

Figure 4-5 PLL Distribution



NOTE

For detailed information of PLL, see Section 4.1 Clock Controller Unit (CCU).

4.2.3 Register List

Module Name	Base Address
PRCM	0x07010000

Register Name	Offset	Description
AHBS_CFG_REG	0x0000	AHBS Configuration Register
APBS0_CFG_REG	0x000C	APBS0 Configuration Register
TIMER1_BGR_REG	0x011C	TIMER1 Bus Gating Reset Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
PPU_BGR_REG	0x01AC	PPU Bus Gating Reset Register
IR_RX_CLK_REG	0x01C0	IR_RX Clock Register
IR_RX_BGR_REG	0x01CC	IR_RX Bus Gating Reset Register
RTC_BGR_REG	0x020C	RTC Bus Gating Reset Register
PLL_CTRL_REG0	0x0240	PLL Control Register 0
PLL_CTRL_REG1	0x0244	PLL Control Register 1
VDD_SYS_PWROFF_GATING_REG	0x0250	VDD_SYS Power Off Gating Register
ANA_PWR_RST_REG	0x0254	ANALOG Power Off Gating Register
RAM_CFG_REG	0x0270	RAM Configuration Register
RAM_TEST_CTRL_REG	0x0274	RAM Test Control Register
NMI_INT_CTRL_REG	0x0320	NMI Interrupt Control Register
NMI_INT_EN_REG	0x0324	NMI Interrupt Enable Register
NMI_INT_PEND_REG	0x0328	NMI Interrupt Pending Register
BUS_ACG_REG	0x033C	Bus Auto Clock Gating Register
AHBS_RDY_TOUT_CTRL_REG	0x0368	AHBS Ready Timeout Control Register
CRY_CONFIG_REG	0x03E0	Crypt Configuration Register
CRY_KEY_REG	0x03E4	Crypt Key Register
CRY_EN_REG	0x03E8	Crypt Enable Register

4.2.4 Register Description

4.2.4.1 0x0000 AHBS Configuration Register (Default: 0x0000_0000)

Offset: 0x0000			Register Name: AHBS_CFG_REG
Bit	R/W	Default/Hex	Description
31:27	/	/	/
26:24	R/W	0x0	AHBS_CLK_SRC_SEL. AHBS Clock Source Select. 00: DCXO24M 01: RTC_32K 10: RC16M 11: PLL_PERI(1X)/DIV3(200M) Others: / CLK = Clock Source/CLK_DIV_RATIO_N/ FACTOR_M.
23:10	/	/	/
9:8	R/W	0x0	CLK_DIV_RATIO_N. Clock Post Divide Ratio (n) 00: 1 01: 2 10: 4 11: 8
7:2	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: AHBS_CFG_REG
Bit	R/W	Default/Hex	Description
4:0	R/W	0x0	FACTOR_M Factor M. (M= FACTOR_M +1) FACTOR_M is from 0 to 31

4.2.4.2 0x000C APBS0 Configuration Register (Default: 0x0000_0000)

Offset: 0x000C			Register Name: APBS0_CFG_REG
Bit	R/W	Default/Hex	Description
31:27	/	/	/
26:24	R/W	0x0	APBS0_CLK_SRC_SEL. APBS0 Clock Source Select. 00: DCXO24M 01: RTC_32K 10: RC16M 11: PLL_PERI(1X)/DIV3(200M) Others: / CLK = Clock Source/CLK_DIV_RATIO_N/ FACTOR_M.
23:10	/	/	/
9:8	R/W	0x0	CLK_DIV_RATIO_N. Clock Post Divide Ratio (n) 00: 1 01: 2 10: 4 11: 8
7:2	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M. (M= FACTOR_M +1) FACTOR_M is from 0 to 31

4.2.4.3 0x011C TIMER1 Bus Gating Reset Register (Default: 0x0000_0000)

Offset: 0x011C			Register Name: TIMER1_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	TIMER1_RST. TIMER1 Reset. 0: Assert 1: De-assert
15:1	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x011C			Register Name: TIMER1_BGR_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	TIMER1_GATING. Gating Clock for TIMER1 0: Mask 1: Pass

4.2.4.4 0x01AC PPU Bus Gating Reset Register (Default: 0x0000_0000)

Offset: 0x01AC			Register Name: PPU_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	PPU_RST. PPU Reset. 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	PPU_GATING. Gating Clock for PPU 0: Mask 1: Pass

4.2.4.5 0x01C0 IR_RX Clock Register (Default: 0x0000_0000)

Offset: 0x01C0			Register Name: IR_RX_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SCLK_GATING. Gating Special Clock 0: Clock is OFF 1: Clock is ON SCLK = Clock Source/M/N.
30:26	/	/	/
25:24	R/W	0x0	CLK_SRC_SEL. Clock Source Select 00: RTC_32K 01: DCXO24M 10:/ 11:/
23:10	/	/	/

Draft Version

Offset: 0x01C0			Register Name: IR_RX_CLK_REG
Bit	Read/Write	Default/Hex	Description
9:8	R/W	0x0	CLK_DIV_RATIO_N. Clock Pre Divide Ratio (n) 00: /1 01: /2 10: /4 11: /8
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M (M= FACTOR_M +1) FACTOR_M is from 0 to 31

4.2.4.6 0x01CC IR_RX Bus Gating Reset Register (Default: 0x0000_0000)

Offset: 0x01CC			Register Name: IR_RX_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	IR_RX_RST. IR_RX Reset. 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	IR_RX_GATING. Gating Clock for IR_RX 0: Mask 1: Pass

4.2.4.7 0x020C RTC Bus Gating Reset Register (Default: 0x0001_0001)

Offset: 0x020C			Register Name: RTC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x1	RTC_RST. RTC Reset. 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x1	RTC_GATING. Gating Clock for RTC 0: Mask 1: Pass

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.2.4.8 0x0240 PLL Control Register 0 (Default: 0x00000007)

Offset: 0x0240			Register Name: PLL_CTRL_REG0
Bit	R/W	Default/Hex	Description
31:25	/	/	/
24	R/W	0	TEST_CLK_SEL. PLL Reference Clock Select. 0: DCXO. 1: External Test Clock.
23:3	/	/	/
2	R/W	0x1	GM1. XTAL Gain Control Bit1.
1	R/W	0x1	GM0. XTAL Gain Control Bit0.
0	R/W	0x1	Reserved

4.2.4.9 0x0244 PLL Control Register 1 (Default: 0x00030005)

Offset: 0x0244			Register Name: PLL_CTRL_REG1
Bit	R/W	Default/Hex	Description
31:24	R/W	0x0	KEY_FIELD. Key Field for LDO Enable bit. If the key field value is 0xA7, the bit[23:0] can be modified.
23:19	/	/	/
18:16	R/W	0x3	PLLVDD_LDO_OUT_CTRL. PLLVDD LDO Output Control 000: 0.90 V 001: 0.94 V 010: 0.98 V 011: 1.02 V 100: 1.06 V 101: 1.10 V 110: 1.14 V 111: 1.18 V
15:5	/	/	/
4	R/W	0	MBIAS_EN. Chip Master Bias Enable 0: From Internal Bias 1: From AUDIOCODEC Bias
3	/	/	/
2:1	R/W	2	Reserved, not use

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0244			Register Name: PLL_CTRL_REG1
Bit	R/W	Default/Hex	Description
0	R/W	1	LDO_EN. 0: Disable 1: Enable. PLL Power enable (power source from VCC-PLL-LDOAOUT).

4.2.4.10 0x0250 VDD_SYS Power Off Gating Register (Default: 0x0000_0000)

Offset: 0x0250			Register Name: VDD_SYS_PWROFF_GATING_REG
Bit	R/W	Default/Hex	Description
31:2	/	/	/
1	R/W	0x0	DDR_PHY_IO_LATCH0 Latch The DRAM IO (Except ZQ PAD) Output when VDD_SYS power switch turns off. 0: Not latch 1: Latch Note: This bit should be set to 1 after DRAM changes to auto self-refresh mode and before VDD_SYS power switch turns off in super standby mode.
0	R/W	0x0	DDR_PHY_IO_LATCH1 Latch The DRAM IO (Only for ZQ PAD) Output when VDD_SYS power switch turns off. 0: Not latch 1: Latch Note: This bit should be set to 1 after DRAM change to auto self-refresh and before VDD_SYS power switch turns off in super standby mode.

4.2.4.11 0x0254 ANALOG Power Off Gating Register (Default: 0x0000_0005)

Offset: 0x0254			Register Name: ANA_PWR_RST_REG
Bit	R/W	Default/Hex	Description
31:3	/	/	/
2	R/W	0x1	Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0254			Register Name: ANA_PWR_RST_REG
Bit	R/W	Default/Hex	Description
1	R/W	0x0	Gating the PLL ANA module input when VDD is power off. 0: Invalid, not gating 1: Valid, gating Note: When system is cold start, this bit is default not gating, before using the relate ANA module, must set this bit to 0. Relate ANA module: PLL
0	R/W	0x1	SYS_ANA_VDDON_CTRL Gating The System Domain ANA Module Input When VDD Is Power Off. 0: Invalid, not gating 1: Valid, gating Note: When system is cold start, this bit is default gating, before using the relate ANA module, must set this bit to 0. Relate ANA module: RES_240(for DDR)/ AUDIOCODEC /DSI/LVDS/HDMI/ GPADC/ TPADC

4.2.4.12 0x0270 RAM Configuration Register (Default: 0x0000_0000)

Offset: 0x0270			Register Name: RAM_CFG_REG
Bit	R/W	Default/Hex	Description
31:24	/	/	/
23:16	R/W	0x0	Rf1p Configuration Information
15:8	R/W	0x0	Rf2p Configuration Information
7:0	R/W	0x0	Sram_sp Configuration Information

4.2.4.13 0x0274 RAM Test Control Register (Default: 0x0000_0000)

Offset: 0x0274			Register Name: RAM_TEST_CTRL_REG
Bit	R/W	Default/Hex	Description
31:0	R/W	0x0	Memory modules Test Mode Control Register.

4.2.4.14 0x0320 NMI Interrupt Control Register (Default: 0x0000_0000)

Offset:0x0320			Register Name: NMI_INT_CTRL_REG
Bit	R/W	Default/Hex	Description
31:2	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0320			Register Name: NMI_INT_CTRL_REG
Bit	R/W	Default/Hex	Description
1:0	R/W	0x0	NMI_SRC_TYPE. External NMI Interrupt Source Type. External NMI pin will be changed to alarm output if system is power down. (NMI_SRC_TYPE is need to config before NMI irq is enable) 00: Low level sensitive 01: Negative edge trigged 10: High level sensitive 11: Positive edge sensitive

4.2.4.15 0x0324 NMI Interrupt Enable Register (Default: 0x0000_0000)

Offset:0x0324			Register Name: NMI_INT_EN_REG
Bit	R/W	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	NMIIRQ_SYS_EN. Interrupt NMI for RISCV Enable Bits. 0: Interrupt is disabled. 1: Interrupt is enabled.

4.2.4.16 0x0328 NMI Interrupt Pending Register (Default: 0x0000_0000)

Offset:0x0328			Register Name: NMI_INT_PEND_REG
Bit	R/W	Default/Hex	Description
31:1	/	/	/
0	R/W1C	0x0	NMI_IRQ_PEND. Interrupt NMI Pending/Clear Bit. Set 1 to the bit will clear it. (after first enabling NMI IRQ function, must set this bit to 1 to clear the unexpected pending once) 0: Corresponding interrupt is not pending. 1: Corresponding interrupt is pending

4.2.4.17 0x033C Bus Auto Clock Gating Register (Default: 0x00000000)

Offset: 0x033C			Register Name: BUS_ACG_REG
Bit	R/W	Default/Hex	Description
31:25	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x033C			Register Name: BUS_ACG_REG
Bit	R/W	Default/Hex	Description
24	R/W	0x0	AHBS_AUTO_CLK_GATE_EN AHBS bus auto clock gating function enable 1: Enable auto clock gate 0: Disable auto clock gate
23:2	/	/	/
1	R/W	0x0	RTC_ACG_MODE_EN SYSRTC module auto clock gating mode enable, if this bit is 1 and AHBS auto clock gating function is enable, SYSRTC module hclk will close when AHBS bus clock close.
0	R/W	0x0	BM_ACG_MODE_EN AHBS bus matrix module auto clock gating mode enable, if this bit is 1 and AHBS auto clock gating function is enable, AHBS bus matrix module hclk will close when AHBS bus clock close.

4.2.4.18 0x0368 AHBS Ready Timeout Control Register (Default: 0x0000_0000)

Offset:0x0368			Register Name: AHBS_RDY_TOUT_CTRL_REG
Bit	R/W	Default/Hex	Description
31:25	/	/	/
24	R/W1C	0	AHBS Hready Time Out IRQ Pending, Write 1 Clear
23:9	/	/	/
8	R/W	0	AHSB HREADY TIME OUT IRQ ENABLE 1: IRQ Enable 0: IRQ Disable
7	R/W	0x0	AHBS TIME OUT INTERVAL VALUE SELECT. 0: Interal_value* 2^10 + 2^10 -1 1: Interal_value* 2^16 + 2^16 -1
6:1	R/W	0x0	AHBS Time Out Counter Interval Value.
0	R/W	0x0	AHBS Hready Time Out Enable.

4.2.4.19 0x03E0 Crypt Configuration Register (Default: 0x0000 0000)

Offset: 0x03E0			Register Name: CRY_CONFIG_REG
Bit	R/W	Default/Hex	Description
31:16	/	/	/

Draft Version

Offset: 0x03E0			Register Name: CRY_CONFIG_REG
Bit	R/W	Default/Hex	Description
15:0	R/W	0x0	KEY_FIELD Key Field If you want to read or write Crypt Key Register/Crypt Enable Register, you should write 0x1689 in these bits.

4.2.4.20 0x03E4 Crypt Key Register (Default: 0x0000 0000)

Offset: 0x03E4			Register Name: CRY_KEY_REG
Bit	R/W	Default/Hex	Description
31:0	R/W	0x0	CRY_KEY Crypt Key

4.2.4.21 0x03E8 Crypt Enable Register (Default: 0x0000 0000)

Offset: 0x03E8			Register Name: CRY_EN_REG
Bit	R/W	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	CRY_EN Crypt Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4.3 System Configuration

4.3.1 Overview

The system configuration module is used to configure parameters for system.

4.3.2 Register List

Module Name	Base Address
SYSCTRL	0x03000000

Register Name	Offset	Description
VER_REG	0x0024	Version Register
GMAC_EPHY_CLK_REG0	0x0030	GMAC-EPHY Clock Register 0
GMAC_EPHY_CLK_REG1	0x0034	GMAC-EPHY Clock Register 1

4.3.3 Register Description

4.3.3.1 0x0024 Version Register (Default Value: UDF)

Offset: 0x0024			Register Name: VER_REG
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/
12:11	R	UDF	BOOT_SEL_PAD_STA The value of this bit decides the priority order for each medium type to be selected as the boot media.
10:9	/	/	/
8	R	UDF	FEL_SEL_PAD_STA Fel_Select_Pin_Status 0: Run_FEL 1: Try Media Boot
7:0	/	/	/

4.3.3.2 0x0030 GMAC-EPHY Clock Register 0 (Default Value: 0x0005_8000)

Offset: 0x0030			Register Name: GMAC_EPHY_CLK_REG0
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18	R/W	0x1	Reserved
17	/	/	/
16	R/W	0x1	Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: GMAC_EPHY_CLK_REG0
Bit	Read/Write	Default/Hex	Description
15	R/W	0x1	PHY_SELECT 0: External PHY 1: Internal PHY
14	/	/	/
13	R/W	0x0	RMII_EN 0: Disable RMII Module 1: Enable RMII Module This bit is prior to bit[2]. When this bit is asserted, the MII and RGMII interfaces will be both disabled.
12:10	R/W	0x0	ETXDC Configure GMAC Transmit Clock Delay Chain
9:5	R/W	0x0	ERXDC Configure GMAC Receive Clock Delay Chain
4	R/W	0x0	ERXIE Enable GMAC Receive Clock Invertor 0: Disabled 1: Enabled
3	R/W	0x0	ETXIE Enable GMAC Transmit Clock Invertor 0: Disabled 1: Enabled
2	R/W	0x0	EPIT GMAC PHY Interface Type 0: MII 1: RGMII
1:0	R/W	0x0	ETCS GMAC Transmit Clock Source 00: Transmit clock source for MII 01: External transmit clock source for GMII and RGMII 10: Internal transmit clock source for GMII and RGMII 11: Reserved

4.3.3.3 0x0034 GMAC-EPHY Clock Register 1 (Default Value: 0x0005_8000)

Offset:0x0034			Register Name: EMAC_EPHY_CLK_REG1
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18	R/W	0x1	Reserved
17	/	/	/
16	R/W	0x1	Reserved

Draft Version
ALLWINNER

Offset:0x0034			Register Name: EMAC_EPHY_CLK_REG1
Bit	Read/Write	Default/Hex	Description
15	R/W	0x1	PHY_SELECT. 0 : External PHY 1 : Internal PHY
14	/	/	/
13	R/W	0x0	RMII_EN 0 : Disable RMII Module 1 : Enable RMII Module When this bit assert, MII or RGMII interface is disabled(This means bit13 is prior to bit2)
12:10	R/W	0x0	ETXDC. Configure EMAC Transmit Clock Delay Chain.
9:5	R/W	0x0	ERXDC. Configure EMAC Receive Clock Delay Chain.
4	R/W	0x0	ERXIE Enable EMAC Receive Clock Invertor. 0: Disable 1: Enable
3	R/W	0x0	ETXIE Enable EMAC Transmit Clock Invertor. 0: Disable 1: Enable
2	R/W	0x0	EPIT EMAC PHY Interface Type 0: MII 1: RGMII
1:0	R/W	0x0	ETCS. EMAC Transmit Clock Source 00: Transmit clock source for MII 01: External transmit clock source for GMII and RGMII 10: Internal transmit clock source for GMII and RGMII 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

5 Processors

5.1 RISC-V System

5.1.1 Overview

The RISC-V system includes RISC-V IP core and related peripheral devices (RISCV_CFG, RISCV_TIMESTAMP, Watchdog, PSENSOR, BROM, and so on), which are interconnected by BUS Matrix.This chapter mainly describes the features and register configuration of the RISCV_CFG.

The RISC-V_CFG has the following features:

- RISC-V 64GCV instruction architecture
- The 5-level single engine executes the pipeline in sequence
- Instruction and data cache of the first level Harvard, 64 KB I-cache + 64 KB D-cache, 64 B cacheline
- Sv39 memory management unit to realize the virtual-real address translation and memory management
- Two-level TLB memory management unit to realize the virtual-real address translation and memory management
- Hardware automatic detection
- Supports AXI4.0 128-bit master interface
- Supports core-internal interrupt (CLINT) and interrupt controller (PLIC)
- Floating-point process unit
- Vector execution unit

NOTE

For RISC-V watchdog description, see Section 7.4 RISC-V Watchdog.

For RISC-V PLIC description, see Section 10.1 Platform-Level Interrupt Controller (PLIC).

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

5.1.2 Block Diagram

The following figure shows the block diagram of RISC-V system.

Figure 5-1 RISC-V System Block Diagram



5.1.3 Functional Description

For detailed functional description of RISC-V C906, see *XuanTie-Openc906-UserManual*.

5.1.4 Register list

Module Name	Base Address
RISCV_CFG	0x06010000

Register Name	Offset	Description
RISCV_STA_ADD0_REG	0x0004	RISCV Start Address0 Register
RISCV_STA_ADD1_REG	0x0008	RISCV Start Address1 Register
RF1P_CFG_REG	0x0010	RF1P Configuration Register
ROM_CFG_REG	0x001C	ROM Configuration Register
PWR_CTRL_REG	0x0020	Power Control Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
WAKEUP_MASK0_REG	0x0024	Wakeup Mask0 Register
WAKEUP_MASK1_REG	0x0028	Wakeup Mask1 Register
WAKEUP_MASK2_REG	0x002C	Wakeup Mask2 Register
WAKEUP_MASK3_REG	0x0030	Wakeup Mask3 Register
WAKEUP_MASK4_REG	0x0034	Wakeup Mask4 Register
TS_TMODE_SEL_REG	0x0040	Timestamp Test Mode Select Register
SRAM_ADDR_TWIST_REG	0x0044	SRAM Address Twist Register
WORK_MODE_REG	0x0048	Work Mode Register
RETITE_PC0_REG	0x0050	Retire PC0 Register
RETITE_PC1_REG	0x0054	Retire PC1 Register
IRQ_MODE0_REG	0x0060	IRQ Mode0 Register
IRQ_MODE1_REG	0x0064	IRQ Mode1 Register
IRQ_MODE2_REG	0x0068	IRQ Mode2 Register
IRQ_MODE3_REG	0x006C	IRQ Mode3 Register
IRQ_MODE4_REG	0x0070	IRQ Mode4 Register
RISCV_AXI_PMU_CTRL	0x0104	RISCV AXI PMU Control Register
RISCV_AXI_PMU_PRD	0x0108	RISCV AXI PMU Period Register
RISCV_AXI_PMU_LAT_RD	0x010C	RISCV AXI PMU Read Latency Register
RISCV_AXI_PMU_LAT_WR	0x0110	RISCV AXI PMU Write Latency Register
RISCV_AXI_PMU_REQ_RD	0x0114	RISCV AXI PMU Read Request Register
RISCV_AXI_PMU_REQ_WR	0x0118	RISCV AXI PMU Write Request Register
RISCV_AXI_PMU_BW_RD	0x011C	RISCV AXI PMU Read Bandwidth Register
RISCV_AXI_PMU_BW_WR	0x0120	RISCV AXI PMU Write Bandwidth Register

5.1.5 Register Description

5.1.5.1 0x0004 RISCV Start Address0 Register (Default Value: 0x0000_0000)

The 0x0004 register and 0x0008 register are grouped into a 40-bit address which is the running PC address after RISCV releases reset. Before releasing reset, this register should be configured. This register does support dynamic configuration.

Offset:0x0004			Register Name: RISCV_STA_ADD0_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	STA_ADD_L Start Address Low 32bit The bit 0 is fixed as 0 and could not be written.

5.1.5.2 0x0008 RISCV Start Address1 Register (Default Value: 0x0000_0000)

Offset:0x0008			Register Name: RISCV_STA_ADD1_REG
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Offset:0x0008			Register Name: RISCV_STA_ADD1_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	STA_ADD_H Start Address High 8-bit

5.1.5.3 0x0010 RF1P Configuration Register (Default Value: 0x0000_0013)

Offset:0x0010			Register Name: RF1P_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x13	RF1P_CFG RF1P Configuration

5.1.5.4 0x001C ROM Configuration Register (Default Value: 0x0000_0002)

Offset:0x001C			Register Name: ROM_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x02	ROM_CFG ROM Configuration

5.1.5.5 0x0020 Power Control Register (Default Value: 0x0000_0000)

Offset:0x0020			Register Name: PWR_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/WAC	0x0	CLOSE_CORE_F1 F1 Flag, the bit will auto clear after the F1 Status is valid. 0: Normal 1: Start to close core
15:1	/	/	/
0	R/W	0x0	POWER_CTRL_EN Power Control Function Enable After this bit is enabled, the power consumption of the whole RISC-V system can be saved through RV_CPUIDLE function.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

5.1.5.6 0x0024 Wakeup Mask0 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1. For detailed interrupt sources, refer to 10.1 Platform-Level Interrupt Controller (PLIC).

Offset:0x0024			Register Name: WAKEUP_MASK0_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	WP_MASK0 Wakeup Mask0

5.1.5.7 0x0028 Wakeup Mask1 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1. For detailed interrupt sources, refer to 10.1 Platform-Level Interrupt Controller (PLIC).

Offset:0x0028			Register Name: WAKEUP_MASK1_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	WP_MASK1 Wakeup Mask1

5.1.5.8 0x002C Wakeup Mask2 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1. For detailed interrupt sources, refer to 10.1 Platform-Level Interrupt Controller (PLIC).

Offset:0x002C			Register Name: WAKEUP_MASK2_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	WP_MASK2 Wakeup Mask2

5.1.5.9 0x0030 Wakeup Mask3 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1. For detailed interrupt sources, refer to 10.1 Platform-Level Interrupt Controller (PLIC).

Offset:0x0030			Register Name: WAKEUP_MASK3_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0030			Register Name: WAKEUP_MASK3_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	WP_MASK3 Wakeup Mask3

5.1.5.10 0x0034 Wakeup Mask4 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1. For detailed interrupt sources, refer to 10.1 Platform-Level Interrupt Controller (PLIC).

Offset:0x0034			Register Name: WAKEUP_MASK4_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	WP_MASK4 Wakeup Mask4

5.1.5.11 0x0040 Timestamp Test Mode Select Register (Default Value: 0x0000_0000)

Offset:0x0040			Register Name: TS_TMODE_SEL_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	TS_TEST_MODE_EN Timestamp Test Mode Enable 0: Normal Mode 1: Test Mode

5.1.5.12 0x0044 SRAM Address Twist Register (Default Value: 0x0000_0000)

Offset:0x0044			Register Name: SRAM_ADDR_TWIST_REG
Bit	Read/Write	Default/Hex	Description
31:16	W	UDF	SRAM_TS_KF SRAM Twist Keyfield The bit 0 can be written only if this key field is written by 0x16AA.
15:1	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0044			Register Name: SRAM_ADDR_TWIST_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	SRAM_ADDR_TS_FG SRAM Address Twist Flag When this bit is set up, the RISCV_BROM area would become invisible, and the start address of SRAM A1 would be twisted into 0x0,the original start address of SRAM A1 is 0x0002 0000.After the address has been twisted, RISCV read data from 0x00020000 to 0x0003_3fff as same as from 0x0 to 0x1_3fff.

5.1.5.13 0x0048 Work Mode Register (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: WORK_MODE_REG
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1:0	R	0x0	WM_STA Work Mode Status 00: Low Power Mode 01: Reserved 10: Reserved 11: Normal Mode

5.1.5.14 0x0050 Retire PC0 Register (Default Value: 0x0000_0000)

Offset: 0x0050			Register Name: RETITE_PC0_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RT_PC_L Retire PC [31:0] It indicates the current retiring instruction PC[31:0].

5.1.5.15 0x0054 Retire PC1 Register (Default Value: 0x0000_0000)

Offset: 0x0054			Register Name: RETITE_PC1_REG
Bit	Read/Write	Default/Hex	Description
31	R	0x0	RT_SIG Retire Signal 0: The current period does not have the retired instruction 1: The current period has the retired instruction
30:8	/	/	/

Draft Version

Offset: 0x0054			Register Name: RETITE_PC1_REG
Bit	Read/Write	Default/Hex	Description
7:0	R	0x0	RT_PC_H Retire PC [39:31] It indicates the current retiring instruction PC[39:31].

5.1.5.16 0x0060 IRQ Mode0 Register (Default Value: 0x0000_0000)

Offset:0x0060			Register Name: IRQ_MODE0_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	IRQ_MD0 IRQ Mode0 0: High-level trigger 1: Rising edge trigger

5.1.5.17 0x0064 IRQ Mode1 Register (Default Value: 0x0000_0000)

Offset:0x0064			Register Name: IRQ_MODE1_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	IRQ_MD1 IRQ Mode1 0: High-level trigger 1: Rising edge trigger

5.1.5.18 0x0068 IRQ Mode2 Register (Default Value: 0x0000_0000)

Offset:0x0068			Register Name: IRQ_MODE2_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	IRQ_MD2 IRQ Mode2 0: High-level trigger 1: Rising edge trigger

5.1.5.19 0x006C IRQ Mode3 Register (Default Value: 0x0000_0000)

Offset:0x006C			Register Name: IRQ_MODE3_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x006C			Register Name: IRQ_MODE3_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	IRQ_MD3 IRQ Mode3 0: High-level trigger 1: Rising edge trigger

5.1.5.20 0x0070 IRQ Mode4 Register (Default Value: 0x0000_0000)

Offset:0x0070			Register Name: IRQ_MODE4_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	IRQ_MD4 IRQ Mode4 0: High-level trigger 1: Rising edge trigger

5.1.5.21 0x0104 RISCV AXI PMU Control Register (Default Value: 0x0000_0000)

Offset:0x0104			Register Name: RISCV_AXI_PMU_CTRL
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	WC	0x0	PMU_CLR PMU Clear 0 No operation 1 PMU cleared
0	R/W	0x0	PMU_EN PMU Enable 0 PMU disabled 1 PMU Enabled

5.1.5.22 0x0108 RISCV AXI PMU Period Register (Default Value: 0x0000_0000)

Offset:0x0108			Register Name: RISCV_AXI_PMU_PRD
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	PRD Suggest that the field is in units of 1us (1ms).

5.1.5.23 0x010C RISCV AXI PMU Read Latency Register (Default Value: 0x0000_0000)

Offset:0x010C			Register Name: RISCV_AXI_PMU_LAT_RD
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x010C			Register Name: RISCV_AXI_PMU_LAT_RD
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	LAT_RD Monitor the total latency of read-channel during period

5.1.5.24 0x0110 RISCV AXI PMU Write Latency Register (Default Value: 0x0000_0000)

Offset:0x0110			Register Name: RISCV_AXI_PMU_LAT_WR
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	LAT_WR Monitor the total latency of write-channel during period

5.1.5.25 0x0114 RISCV AXI PMU Read Request Register (Default Value: 0x0000_0000)

Offset:0x0114			Register Name: RISCV_AXI_PMU_REQ_RD
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	REQ_RD Monitor the total command numbers of read-channel during period

5.1.5.26 0x0118 RISCV AXI PMU Write Request Register (Default Value: 0x0000_0000)

Offset:0x0118			Register Name: RISCV_AXI_PMU_REQ_WR
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	REQ_WR Monitor the total command numbers of write-channel during period

5.1.5.27 0x011C RISCV AXI PMU Read Bandwidth Register (Default Value: 0x0000_0000)

Offset:0x011C			Register Name: RISCV_AXI_PMU_BW_RD
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	BW_RD Monitor the total data (KB) of read-channel during period

5.1.5.28 0x0120 RISCV AXI PMU Write Bandwidth Register (Default Value: 0x0000_0000)

Offset:0x0120	Register Name: RISCV_AXI_PMU_BW_WR

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	BW_WR Monitor the total data (KB) of write-channel during period

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

6 Thermal Sensor

6.1 Thermal Sensor Controller (THS)

6.1.1 Overview

The thermal sensors are common elements in wide range of modern system on chips (SoCs) platform. The thermal sensors are used to constantly monitor the temperature on the chip.

The SoC embeds one thermal sensor in possible hot spots on the die, sensor0 is located in the RISC-V CPU. This thermal sensor generates interrupt to lower temperature via DVFS, on reaching a certain thermal threshold.

The THS has the following features:

- Averaging filter for thermal sensor reading
- Support over-temperature protection interrupt and over-temperature alarm interrupt
- Support ±3℃ error limit from 60℃ to 125℃,and ±5℃ from -40℃ to 60℃

6.1.2 Block Diagram

The following figures show the block diagrams of the THS.

Figure 6-1 THS Block Diagram



Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

6.1.3 Functional Description

6.1.3.1 Timing Requirements

The following figure shows the timing requirements for the THS module.

Figure 6-2 Thermal Sensor Timing Requirement



CLK_IN = 24 MHz

CONV_TIME (Conversion Time) = 1/24 MHz x 14 Cycles = 0.583 us

TACQ > 1/24 MHz x 24 Cycles

THERMAL_PER > ADC_Sample_Frequency > TACQ + CONV_TIME

6.1.3.2 Interrupts

The THS module has four interrupt sources: DATA_IRQ, SHUTDOWN_IRQ, ALARM_IRQ, and ALARM_OFF_IRQ. The following figure shows thermal sensor interrupt sources.

Figure 6-3 Thermal Sensor Controller Interrupt Source



DATA_IRQ

The interrupt is generated when the measured sensor_data is updated.

SHUTDOWN_IRQ

The interrupt is generated when the temperature is higher than the shutdown threshold.

ALARM_IRQ

The interrupt is generated when the temperature is higher than the Alarm_Threshold.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

ALARM_OFF_IRQ

The interrupt is generated when the temperature is lower than the Alarm_Off_Thershold. It is triggered at the falling edge.

6.1.3.3 THS Temperature Conversion Formula

-40°C to 65°C: T=(sensor_data-2822)/(-16.2)

65°C to 125°C: T=(sensor_data-2841)/(-17.2)

Unit of T: Celsius degree (°C).

The sensor_data is read from the sensor data register.

6.1.4 Register List

Module Name	Base Address
THS	0x02009400

Register Name	Offset	Description
THS_CTRL	0x0000	THS Control Register
THS_EN	0x0004	THS Enable Register
THS_PER	0x0008	THS Period Control Register
THS_DATA_INTC	0x0010	THS Data Interrupt Control Register
THS_SHUT_INTC	0x0014	THS Shut Interrupt Control Register
THS_ALARM_INTC	0x0018	THS Alarm Interrupt Control Register
THS_DATA_INTS	0x0020	THS Data Interrupt Status Register
THS_SHUT_INTS	0x0024	THS Shut Interrupt Status Register
THS_ALARMO_INTS	0x0028	THS Alarm off Interrupt Status Register
THS_ALARM_INTS	0x002C	THS Alarm Interrupt Status Register
THS_FILTER	0x0030	THS Median Filter Control Register
THS_ALARM_CTRL	0x0040	THS Alarm Threshold Control Register
THS_SHUTDOWN_CTRL	0x0080	THS Shutdown Threshold Control Register
THS_DATA	0x00C0	THS Data Register

6.1.5 Register Description

6.1.5.1 0x0000 THS Control Register (Default Value: 0x01DF_002F)

Offset: 0x0000			Register Name: THS_CTRL
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x1DF	TACQ ADC acquire time, default (2uS) CLK_IN/(n+1)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: THS_CTRL
Bit	Read/Write	Default/Hex	Description
15:0	/	0x2F	Reserved

6.1.5.2 0x0004 THS Enable Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: THS_EN
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18:17	R/W	0x0	Psensor Control
16	R/W	0x0	PSENSOR_EN Enable Temperature Measurement Psensor 0: Sensor is T sensor; 1: Sensor is Psensor
15:1	/	/	/
0	R/W	0x0	THS0_EN Enable temperature measurement sensor0 0: Disable 1: Enable

6.1.5.3 0x0008 THS Period Control Register (Default Value: 0x0003_A000)

Offset: 0x0008			Register Name: THS_PER
Bit	Read/Write	Default/Hex	Description
31:12	R/W	0x3A	THERMAL_PER Default (10 ms) 4096*(n+1)/CLK_IN
11:0	/	/	/

6.1.5.4 0x0010 THS Data Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: THS_DATA_INTC
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	THS0_DATA_IRQ_EN Selects Temperature measurement data of sensor0 0: Disable 1: Enable

Draft Version

6.1.5.5 0x0014 THS Shut Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: THS_SHUT_INTC
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	SHUT_INT0_EN Selects shutdown interrupt for sensor0 0: Disable 1: Enable

6.1.5.6 0x0018 THS Alarm Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: THS_ALARM_INTC
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	ALARM_INT0_EN Selects Alarm interrupt for sensor0 0: Disable 1: Enable

6.1.5.7 0x0020 THS Data Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: THS_DATA_INTS
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W1C	0x0	THS0_DATA_IRQ _STS Data interrupt status for sensor0 Write '1' to clear this interrupt.

6.1.5.8 0x0024 THS Shut Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: THS_SHUT_INTS
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W1C	0x0	SHUT_INT0_STS Shutdown interrupt status for sensor0 Write '1' to clear this interrupt.

6.1.5.9 0x0028 THS Alarm off Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0028	Register Name: THS_ALARMO_INTS

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W1C	0x0	ALARM_ OFF0_STS Alarm interrupt off pending for sensor0 Write '1' to clear this interrupt.

6.1.5.10 0x002C THS Alarm Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: THS_ALARM_INTS
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W1C	0x0	ALARM_INT0_STS Alarm interrupt pending for sensor0 Write '1' to clear this interrupt.

6.1.5.11 0x0030 THS Median Filter Control Register (Default: 0x0000_0001)

Offset: 0x0030			Register Name: THS_FILTER
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	FILTER_EN Filter Enable 0: Disable 1: Enable
1:0	R/W	0x1	FILTER_TYPE Average Filter Type 00: 2 01: 4 10: 8 11: 16

6.1.5.12 0x0040 THS Alarm Threshold Control Register (Default: 0x05A0_0684)

Offset: 0x0040			Register Name: THS_ALARM_CTRL
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16	R/W	0x5A0	ALARM0_T_HOT Thermal sensor0 Alarm Threshold for hot temperature
15:12	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: THS_ALARM_CTRL
Bit	Read/Write	Default/Hex	Description
11:0	R/W	0x684	ALARM0_T_HYST Thermal sensor0 Alarm threshold for hysteresis temperature

6.1.5.13 0x0080 THS Shutdown Threshold Control Register (Default: 0x0000_04E9)

Offset: 0x0080			Register Name: THS_SHUTDOWN_CTRL
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R/W	0x4E9	SHUT0_T_HOT Thermal sensor0 Shutdown Threshold for hot temperature

6.1.5.14 0x00C0 THS Data Register (Default: 0x0000_0000)

Offset: 0x00C0			Register Name: THS_DATA
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R	0x0	THS0_DATA Temperature measurement data of sensor0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7 Timers

7.1 Timer0

7.1.1 Overview

The timer module implements the timing and counting functions. The timer module includes timer0, time1, watchdog and audio video synchronization (AVS).

The main features for timer0 and timer1 are as follows:

- Alternative count clock: CLK32K or HOSC. The CLK32K is the internal low-frequency clock.
- Supports 8 prescale factors
- Programmable 32-bit down timer
- Supports two timing modes: periodic mode and single counting mode
- Generates an interrupt when the count is decreased to 0

The watchdog is used to transmit a reset signal to reset the entire system when an exception occurs in the system. The main features for the watchdog are as follows:

- Single clock source: HOSC/750
- Supports 12 initial values
- Supports the generation of timeout interrupts
- Supports the generation of reset signals
- Supports Watchdog Restart

The AVS is used to synchronize the audio and video. The main features for the AVS are as follows:

- Single clock source: HOSC
- Programmable 33-bit up timer
- Supports updating the initial value anytime
- 12-bit frequency divider factor
- Supports Pause/Start function

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.1.2 Block Diagram

The following figure shows the functional block diagram of the timer module.

Figure 7-1 Timer Block Diagram



The watchdog, timer (timer0 and timer1), and AVS are all mounted at the APB0 bus. The system configures the parameters of these configure registers via APB0 bus.

The timer and watchdog are both down counters and support generating interrupts after the counting value reaches 0.

For watchdog, the system is responsible for configuring the interval value. If the system fails to restart the watchdog regularly because of some exceptional situations, such as the bus hang, the watchdog will send out a Watchdog Reset External signal to reset the system. And the signal will be transmitted to the Reset pad to reset the PMIC.

7.1.3 Functional Description

7.1.3.1 Timer

The timer (timer0 or timer1), is a 32-bit down counter. The counter value is decremented by 1 on each rising edge of the timer clock.

The following figure shows the block diagram for the timer.

Figure 7-2 Block Diagram for the Timer



The clock source for the timer can be either HOSC or CLK32K. The CLK32K is the internal low-frequency clock.

Each timer has a prescale that divides the working clock frequency by 1, 2, 4, 8, 16, 32, 64, or 128. And each timer can generate independent interrupts.

Draft Version

Timing Modes

The timer has two timing modes: the single counting mode and periodic mode. You can configure the timing mode via the bit [7] of TMRn_CTRL_REG (n = 0 or 1). The value 0 is for the period mode and value 1 is for the single counting mode.

- Single Counting Mode

In the single counting mode, the timer starts counting from the interval value and generates an interrupt after the counter decreases to 0, and then stops counting. It starts to count again only when this interval value is reloaded.

- Periodic Mode

In the periodic mode, the timer restarts another round of counting after generating the interrupt. It reloads data from the TMRn_INTV_VALUE_REG and then continues to count.

Formula for Calculating the Timer Time

The following formula describes the relationship among timer parameters.

$$T_{timer} = \frac{TMRn_INTV_VALUE_REG - TMRn_CUR_VALUE_REG}{TMRn_CLK_SRC} \times TMRn_CLK_PRES$$

Where,

The parameter n is either 0 or 1;

T_{timer} is the elapsed time of the timer;

TMRn_INTV_VALUE_REG is the interval value of the timer;

TMRn_CUR_VALUE_REG is the current value of the timer;

TMRn_CLK_SRC is the frequency of the timer clock source;

TMRn_CLK_PRES is the prescale ratio of the timer clock.

Initializing the Timer

Follow the steps below to initialize the timer:

Step 1 Configure the timer parameters clock source, prescale factor, and timing mode by writing TMRn_CTRL_REG. There is no sequence requirement of configuring the parameters.

Step 2 Write the interval value.

a) Write TMRn_INTV_VALUE_REG to configure the interval value for the timer.

b) Write bit [1] of TMRn_CTRL_REG to load the interval value to the timer. The value of the bit will be cleared automatically after loading the interval value.

c) Write bit [0] of TMRn_CTRL_REG to start the timer. To get the current value of the timer, read TMRn_CUR_VALUE_REG.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Processing the Interrupt

Follow the steps below to process the interrupt:

Step 1 Enable interrupts for the timer: write the enable bit of the corresponding interrupt in TMR_IRQ_EN_REG for the timer. The timer will generate an interrupt every time the count value reaches 0.

Step 2 After entering the interrupt process, write the pending bit of the corresponding interrupt in TMR_IRQ_STA_REG to clear the interrupt pending, and execute the process of waiting for the interrupt.

Step 3 Resume the interrupt and continue to execute the interrupted process.

7.1.3.2 Watchdog

The watchdog is a 32-bit down counter. The counter value is decremented by 1 on each rising edge of the count clock.

The following figure shows the block diagram for the watchdog.

Figure 7-3 Block Diagram for the Watchdog



The clock source of the watchdog is HOSC/750. There are 12 configurable initial count values.

Operating Modes

The watchdog has two operating modes: the interrupt mode and reset mode.

- In the interrupt mode, when the counter value reaches 0 and WDOG_IRQ_EN_REG is enabled, the watchdog generates an interrupt.
- In the reset mode, when the counter value reaches 0, the watchdog generates a reset signal to reset the entire system.

You can configure the operating mode for the watchdog via the bit[1:0] of the WDOG_CFG_REG. The value 0x2 is for the interrupt mode and the value 0x1 is for the reset mode.

Both the interrupt mode and reset mode support Watchdog Restart. You can make the watchdog to count from the initial value at any time by configuring the WDOG_CTRL_REG: write 0xA57 to bit[12:1], then write 1 to bit[0].

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Initializing the Watchdog

Follow the steps below to initialize the watchdog:

Step 1 Write the bit[1:0] of WDOG_CFG_REG to configure the watchdog operating mode so that the watchdog can generate interrupts or output reset signals.

Step 2 Write the bit[7:4] of WDOG_MODE_REG to configure the initial count value.

Step 3 Write the bit[0] of WDOG_MODE_REG to enable the watchdog.

Processing the Interrupt

In the interrupt mode, the watchdog is used as a counter. It generates an interrupt every time the count value reaches 0.

Follow the steps below to process the interrupt:

Step 1 Write the enable bit of WDOG_IRQ_EN_REG to enable the interrupt.

Step 2 After entering the interrupt process, write the pending bit of WDOG_IRQ_STA_REG to clear the interrupt pending and execute the process of waiting for the interrupt.

Step 3 Resume the interrupt and continue to execute the interrupted process.

7.1.3.3 AVS

The AVS is a 33-bit up counter. The counter value is increased by 1 on each rising edge of the count clock. There is a clock gate in section 4.1 Clock Controller Unit (CCU) to control the input clock of the AVS counter. To operate the AVS, open the clock gate first.

The following figure shows the block diagram for the AVS.

Figure 7-4 Block Diagram for the AVS



The clock source of the AVS is HOSC. There is a 12-bit division factor for each AVS, N0 for AVS0 and N1 for AVS1. When the timer increases from 0 to N1 or N2, the AVS counter adds 1. When the counter reaches 33-bit upper limit, the AVS will start to count from the initial value again.

The AVS supports changing the initial value and division factor at any time. And the AVS supports restarting from the initial value or pausing at any time.

Starting or Pausing the AVS

Follow the steps below:

Step 1 Write AVS_CNT_DIV_REG to configure the division factor.

Step 2 Write AVS_CNTn_REG (n = 0 or 1) to configure the initial value.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 3 Write AVS_CNT_CTL_REG to enable the AVS. You can pause the AVS at any time.

7.1.4 Programming Guidelines

7.1.4.1 Configuring the Timer

The following example shows how to make a one-millisecond delay with the clock source selected as HOSC, the operating mode sets as single counting mode, and the pre-scale sets as 2.

```
writel (0x2EE0, TMR_0_INTV);                    //Set the interval value
writel (0x94, TMR_0_CTRL);                      //Select Single mode, 24 MHz clock source, 2 pre-scale
writel(readl(TMR_0_CTRL) | (1<<1), TMR_0_CTRL); //Set the Reload bit
while((readl(TMR_0_CTRL)>>1) &1);               //Waiting the Reload bit turns to 0
writel(readl(TMR_0_CTRL) | (1<<0), TMR_0_CTRL); //Enable Timer0
```

7.1.4.2 Resetting the Watchdog

The following example shows how to make the watchdog to generate a reset signal to the whole system after 1 second. The clock source for the watchdog is HOSC/750.

```
writel (0x1, WDOG_CONFIG);                      //Set the operating mode as the reset mode.
writel (0x10, WDOG_MODE);                       //Set the interval value as 1 s.
writel(readl(WDOG_MODE) | (1<<0), WDOG_MODE);   //Enable the Watchdog.
```

7.1.4.3 Restarting the Watchdog

The following example shows how to restart the watchdog. In this example, the clock source is HOSC/750, the interval value is 1 second, and the watchdog operating mode is the reset mode.

If the execution time of "other codes" is shorter than 1 second, the watchdog will restart from the interval value before it counts to zero and generates the reset signal. Otherwise, the watchdog will reset the whole system before the code "writel(readl(WDOG_CTRL) |(0xA57<<1) | (1<<0), WDOG_CTRL)" is executed.

```
writel (0x1, WDOG_CONFIG);                      //To whole system
writel (0x10, WDOG_MODE);                       //Interval Value set 1s
writel(readl(WDOG_MODE) | (1<<0), WDOG_MODE);   //Enable Watchdog
----other codes---
writel(readl(WDOG_CTRL) |(0xA57<<1) | (1<<0), WDOG_CTRL); //Write 0xA57 at Key Field and Restart Watchdog
```

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.1.5 Register List

Module Name	Base Address
TIMER0	0x02050000

Register Name	Offset	Description
TMR_IRQ_EN_REG	0x0000	Timer IRQ Enable Register
TMR_IRQ_STA_REG	0x0004	Timer IRQ Status Register
TMR0_CTRL_REG	0x0010	TIMER0_0 Control Register
TMR0_INTV_VALUE_REG	0x0014	TIMER0_0 Interval Value Register
TMR0_CUR_VALUE_REG	0x0018	TIMER0_0 Current Value Register
TMR1_CTRL_REG	0x0020	TIMER0_1 Control Register
TMR1_INTV_VALUE_REG	0x0024	TIMER0_1 Interval Value Register
TMR1_CUR_VALUE_REG	0x0028	TIMER0_1 Current Value Register
WDOG_IRQ_EN_REG	0x00A0	Watchdog IRQ Enable Register
WDOG_IRQ_STA_REG	0x00A4	Watchdog Status Register
WDOG_SOFT_RST_REG	0x00A8	Watchdog Software Reset Register
WDOG_CTRL_REG	0x00B0	Watchdog Control Register
WDOG_CFG_REG	0x00B4	Watchdog Configuration Register
WDOG_MODE_REG	0x00B8	Watchdog Mode Register
WDOG_OUTPUT_CFG_REG	0x00BC	Watchdog Output Configuration Register
AVS_CNT_CTL_REG	0x00C0	AVS Counter Control Register
AVS_CNT0_REG	0x00C4	AVS Counter 0 Register
AVS_CNT1_REG	0x00C8	AVS Counter 1 Register
AVS_CNT_DIV_REG	0x00CC	AVS Counter Divisor Register

7.1.6 Register Description

7.1.6.1 0x0000 Timer IRQ Enable Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: TMR_IRQ_EN_REG
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W	0x0	TMR1_IRQ_EN TIMER0_1 Interrupt Enable 0: Disable 1: Enable
0	R/W	0x0	TMR0_IRQ_EN TIMER0_0 Interrupt Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.1.6.2 0x0004 Timer IRQ Status Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: TMR_IRQ_STA_REG
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W1C	0x0	TMR1_IRQ_PEND TIMER0_1 IRQ Pending. Set 1 to the bit will clear it. 0: No effect 1: Pending, TIMER0_1 interval value is reached
0	R/W1C	0x0	TMR0_IRQ_PEND TIMER0_0 IRQ Pending. Set 1 to the bit will clear it. 0: No effect 1: Pending, TIMER0_0 interval value is reached

7.1.6.3 0x0010 TIMER0_0 Control Register (Default Value: 0x0000_0004)

Offset: 0x0010			Register Name: TMR0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	TMR0_MODE TIMER0_0 mode 0: Continuous mode. When interval value reached, the timer will not disable automatically. 1: Single mode. When interval value reached, the timer will disable automatically.
6:4	R/W	0x0	TMR0_CLK_PRES Select the pre-scale of TIMER0_0 clock source 000: /1 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: /128
3:2	R/W	0x1	TMR0_CLK_SRC 00: CLK32K 01: HOSC 10: / 11: /

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: TMR0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	TMR0_RELOAD TIMER0_0 Reload 0: No effect 1: Reload TIMER0_0 Interval value After the bit is set, it cannot be written again before it's cleared automatically.
0	R/W	0x0	TMR0_EN TIMER0_0 Enable 0: Stop/Pause 1: Start If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.

7.1.6.4 0x0014 TIMER0_0 Interval Value Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: TMR0_INTV_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TMR0_INTV_VALUE TIMER0_0 Interval Value.

NOTE

Take the system clock and timer clock source into consideration when setting the interval value.

7.1.6.5 0x0018 TIMER0_0 Current Value Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: TMR0_CUR_VALUE_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: TMR0_CUR_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TMR0_CUR_VALUE TIMER0_0 Current Value Timer0 current value is a 32-bit down-counter (from interval value to 0).

7.1.6.6 0x0020 TIMER0_1 Control Register (Default Value: 0x0000_0004)

Offset: 0x0020			Register Name: TMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	TMR1_MODE TIMER0_1 mode 0: Continuous mode. When interval value reached, the timer will not disable automatically. 1: Single mode. When interval value reached, the timer will disable automatically.
6:4	R/W	0x0	TMR1_CLK_PRES Select the pre-scale of TIMER0_1 clock source 000: /1 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: /128
3:2	R/W	0x1	TMR1_CLK_SRC 00: CLK32K 01: HOSC 10: / 11: /
1	R/W	0x0	TMR1_RELOAD TIMER0_1 Reload 0: No effect 1: Reload TIMER0_1 Interval value After the bit is set, it cannot be written again before it's cleared automatically.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0020			Register Name: TMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	TMR1_EN TIMER0_1 Enable 0: Stop/Pause 1: Start If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.

7.1.6.7 0x0024 TIMER0_1 Interval Value Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: TMR1_INTV_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TMR1_INTV_VALUE TIMER0_1 Interval Value.

NOTE

Take the system clock and timer clock source into consideration when setting the interval value.

7.1.6.8 0x0028 TIMER0_1 Current Value Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: TMR1_CUR_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TMR1_CUR_VALUE TIMER0_1 Current Value Timer1 current value is a 32-bit down-counter (from interval value to 0).

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.1.6.9 0x00A0 Watchdog IRQ Enable Register (Default Value: 0x0000_0000)

Offset: 0x00A0			Register Name: WDOG_IRQ_EN_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	WDOG_IRQ_EN Watchdog Interrupt Enable 0: Disable 1: Enable.

7.1.6.10 0x00A4 Watchdog Status Register (Default Value: 0x0000_0000)

Offset: 0x00A4			Register Name: WDOG_IRQ_STA_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W1C	0x0	WDOG_IRQ _PEND Watchdog IRQ Pending. Set 1 to the bit will clear it 0: No effect 1: Pending, Watchdog interval value is reached

7.1.6.11 0x00A8 Watchdog Software Reset Register (Default Value: 0x0000_0000)

Offset: 0x00A8			Register Name: WDOG_SOFT_RST_REG
Bit	Read/Write	Default/Hex	Description
31:16	W	0x0	KEY_FIELD Key Field. This field should be filled with 0x16AA, and then the bit 0 can be written with the new value.
15:1	/	/	/
0	R/W1C	0x0	Soft Reset Enable 0: De-assert 1: Reset System To use the bit to reset the system, the watchdog first needs to be disabled.

7.1.6.12 0x00B0 Watchdog Control Register (Default Value: 0x0000_0000)

Offset: 0x00B0			Register Name: WDOG_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00B0			Register Name: WDOG_CTRL_REG
Bit	Read/Write	Default/Hex	Description
12:1	W	0x0	WDOG_KEY_FIELD Watchdog Key Field Should be written at value 0xA57. Writing any other value in this field aborts the write operation.
0	R/W1S	0x0	WDOG_RESTART Watchdog Restart 0: No effect 1: Restart the Watchdog 0

7.1.6.13 0x00B4 Watchdog Configuration Register (Default Value: 0x0000_0001)

Offset: 0x00B4			Register Name: WDOG_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:16	W	0x0	KEY_FIELD Key Field. This field should be filled with 0x16AA, and then the bit 15:0 can be written with the new value.
15:9	/	/	/
8	R/W	0x0	WDOG_CLK_SRC Select Watchdog clock sources 0: HOSC_32K 1: LOSC_32K
7:2	/	/	/
1:0	R/W	0x1	WDOG_CONFIG 00: / 01: To whole system 10: Only interrupt 11: /

7.1.6.14 0x00B8 Watchdog Mode Register (Default Value: 0x0000_0000)

Offset: 0x00B8			Register Name: WDOG_MODE_REG
Bit	Read/Write	Default/Hex	Description
31:16	W	0x0	KEY_FIELD Key Field. This field should be filled with 0x16AA, and then the bit 15:0 can be written with the new value.
15:8	/	/	/

Draft Version

Offset: 0x00B8			Register Name: WDOG_MODE_REG
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0x0	WDOG_INTV_VALUE Watchdog Interval Value Watchdog Interval Value. When the clock source is HOSC_32K, the time of 16000 cycles is equal to 0.5 sec, and when the clock source is 32K, the time of 16000 cycles is based on the number of 32K. 0000: 16000 cycles (0.5s) 0001: 32000 cycles (1s) 0010: 64000 cycles (2s) 0011: 96000 cycles (3s) 0100: 128000 cycles (4s) 0101: 160000 cycles (5s) 0110: 192000 cycles (6s) 0111: 256000 cycles (8s) 1000: 320000 cycles (10s) 1001: 384000 cycles (12s) 1010: 448000 cycles (14s) 1011: 512000 cycles (16s) 1100: / 1101: / 1110: / 1111: /
3:1	/	/	/
0	R/W	0x0	WDOG_EN Watchdog Enable 0: No effect 1: Enable the Watchdog.

7.1.6.15 0x00BC Watchdog Output Configuration Register (Default Value: 0x0000_001F)

Offset: 0x00BC			Register Name: WDOG_OUTPUT_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R/W	0x1F	WDOG OUTPUT CONFIG Wdog rst valid time config T=1/32ms*(N+1) Default 1ms

7.1.6.16 0x00C0 AVS Counter Control Register (Default Value: 0x0000_0000)

Offset: 0x00C0	Register Name: AVS_CNT_CTL_REG

Draft Version
ALLWINNER

Bit	Read/Write	Default/Hex	Description
31:10	/	/	/
9	R/W	0x0	AVS_CNT1_PS Audio/Video Sync Counter 1 Pause Control 0: Not pause 1: Pause Counter 1
8	R/W	0x0	AVS_CNT0_PS Audio/Video Sync Counter 0 Pause Control 0: Not pause 1: Pause Counter 0
7:2	/	/	/
1	R/W	0x0	AVS_CNT1_EN Audio/Video Sync Counter 1 Enable/ Disable. The counter source is HOSC. 0: Disable 1: Enable
0	R/W	0x0	AVS_CNT0_EN Audio/Video Sync Counter 0 Enable/ Disable. The counter source is HOSC. 0: Disable 1: Enable

7.1.6.17 0x00C4 AVS Counter 0 Register (Default Value: 0x0000_0000)

Offset: 0x00C4			Register Name: AVS_CNT0_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	AVS_CNT0 Counter 0 for Audio/ Video Sync Application The high 32 bits of the internal 33-bits counter register. The initial value of the internal 33-bits counter register can be set by software. The LSB bit of the 33-bits counter register should be zero when the initial value is updated. It will count from the initial value. The initial value can be updated at any time. It can also be paused by setting AVS_CNT0_PS to '1'. When it is paused, the counter won't increase.

7.1.6.18 0x00C8 AVS Counter 1 Register (Default Value: 0x0000_0000)

Offset: 0x00C8			Register Name: AVS_CNT1_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00C8			Register Name: AVS_CNT1_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	AVS_CNT1 Counter 1 for Audio/ Video Sync Application The high 32 bits of the internal 33-bits counter register. The initial value of the internal 33-bits counter register can be set by software. The LSB bit of the 33-bits counter register should be zero when the initial value is updated. It will count from the initial value. The initial value can be updated at any time. It can also be paused by setting AVS_CNT1_PS to '1'. When it is paused, the counter won't increase.

7.1.6.19 0x00CC AVS Counter Divisor Register (Default Value: 0x05DB_05DB)

Offset: 0x00CC			Register Name: AVS_CNT_DIV_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16	R/W	0x5DB	AVS_CNT1_D Divisor N for AVS Counter 1 AVS CN1 CLK=24MHz/Divisor_N1 Divisor N1 = Bit [27:16] + 1 The number N is from 1 to 0x7ff. The zero value is reserved. The internal 33-bits counter engine will maintain another 12-bits counter. The 12-bits counter is used for counting the cycle number of one 24Mhz clock. When the 12-bits counter reaches (>= N) the divisor value, the internal 33-bits counter register will increase 1 and the 12-bits counter will reset to zero and restart again. Note: It can be configured by software at any time.
15:12	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00CC			Register Name: AVS_CNT_DIV_REG
Bit	Read/Write	Default/Hex	Description
11:0	R/W	0x5DB	AVS_CNT0_D Divisor N for AVS Counter 0 AVS CN0 CLK=24MHz/Divisor_N0 Divisor N0 = Bit [11:0] + 1 The number N is from 1 to 0x7ff. The zero value is reserved. The internal 33-bits counter engine will maintain another 12-bits counter. The 12-bits counter is used for counting the cycle number of one 24Mhz clock. When the 12-bits counter reaches (>= N) the divisor value, the internal 33-bits counter register will increase 1 and the 12-bits counter will reset to zero and restart again. Note: It can be configured by software at any time.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.2 Timer1

7.2.1 Overview

The timer module implements the timing function.

Timer1 has four timers (timer0/1/2/3). The main features for timer0 to timer3 are as follows:

- Alternative count clock: CLK32K or HOSC. The CLK32K is the internal low-frequency clock.
- Supports 8 prescale factors
- Programmable 32-bit down timer
- Supports two timing modes: periodic mode and single counting mode
- Generates an interrupt when the count is decreased to 0

7.2.2 Block Diagram

The following figure shows the block diagram for the timer.

Figure 7-5 Block Diagram for the TIMER1



7.2.3 Functional Description

7.2.3.1 Typical Application



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The TIMER1 is mounted at the APB0 bus. The system configures the parameters of these configure registers via APB0 bus.

The timer supports generating interrupts after the counting value reaches 0.

7.2.3.2 Timing Modes

The timer has two timing modes: the single counting mode and periodic mode. You can configure the timing mode via the bit [7] of RTMRn_CTRL_REG (n = 0 to 3). The value 0 is for the period mode and value 1 is for the single counting mode.

- Single Counting Mode

In the single counting mode, the timer starts counting from the interval value and generates an interrupt after the counter decreases to 0, and then stops counting. It starts to count again only when this interval value is reloaded.

- Periodic Mode

In the periodic mode, the timer restarts another round of counting after generating the interrupt. It reloads data from the RTMRn_INTV_VALUE_REG and then continues to count.

7.2.3.3 Formula for Calculating the Timer Time

The following formula describes the relationship among timer parameters.

$$T_{timer} = \frac{RTMRn_INTV_VALUE_REG - RTMRn_CUR_VALUE_REG}{RTMRn_CLK_SRC} \times RTMRn_CLK_PRES$$

Where,

The parameter n can be any one of 0, 1, 2, and 3 ;

T_{timer} is the elapsed time of the timer;

RTMRn_INTV_VALUE_REG is the interval value of the timer;

RTMRn_CUR_VALUE_REG is the current value of the timer;

RTMRn_CLK_SRC is the frequency of the timer clock source;

RTMRn_CLK_PRES is the prescale ratio of the timer clock.

7.2.3.4 Initializing the Timer

Follow the steps below to initialize the timer:

Step 1 Configure the timer parameters clock source, prescale factor, and timing mode by writing RTMRn_CTRL_REG. There is no sequence requirement of configuring the parameters.

Step 2 Write the interval value.

a) Write RTMRn_INTV_VALUE_REG to configure the interval value for the timer.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

b) Write bit [1] of RTMRn_CTRL_REG to load the interval value to the timer. The value of the bit will be cleared automatically after loading the interval value.

c) Write bit [0] of RTMRn_CTRL_REG to start the timer. To get the current value of the timer, read RTMRn_CUR_VALUE_REG.

7.2.3.5 Processing the Interrupt

Follow the steps below to process the interrupt:

Step 1 Enable interrupts for the timer: write the enable bit of the corresponding interrupt in RTMR_IRQ_EN_REG for the timer. The timer will generate an interrupt every time the count value reaches 0.

Step 2 After entering the interrupt process, write the pending bit of the corresponding interrupt in RTMR_IRQ_STA_REG to clear the interrupt pending, and execute the process of waiting for the interrupt.

Step 3 Resume the interrupt and continue to execute the interrupted process.

7.2.4 Programming Guidelines

7.2.4.1 Configuring the Timer

The following example shows how to make a one-millisecond delay with the clock source selected as HOSC, the operating mode sets as single counting mode, and the pre-scale sets as 2.

```
writel (0x2EE0, RTMR_0_INTV);                          //Set the interval value
writel (0x94, RTMR_0_CTRL);                            //Select Single mode, 24 MHz clock source, 2 pre-scale
writel(readl(RTMR_0_CTRL) | (1<<1), RTMR_0_CTRL);      //Set the Reload bit
while((readl(RTMR_0_CTRL)>>1) &1);                     //Waiting the Reload bit turns to 0
writel(readl(RTMR_0_CTRL) | (1<<0), RTMR_0_CTRL);      //Enable Timer0
```

7.2.5 Register List

Module Name	Base Address
TIMER1	0x07020000

Register Name	Offset	Description
RTMR_IRQ_EN_REG	0x0000	TIMER1 IRQ Enable Register
RTMR_IRQ_STA_REG	0x0004	TIMER1 IRQ Status Register
RTMR0_CTRL_REG	0x0010	TIMER1_0 Control Register
RTMR0_INTV_VALUE_REG	0x0014	TIMER1_0 Interval Value Register
RTMR0_CUR_VALUE_REG	0x0018	TIMER1_0 Current Value Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
RTMR1_CTRL_REG	0x0020	TIMER1_1 Control Register
RTMR1_INTV_VALUE_REG	0x0024	TIMER1_1 Interval Value Register
RTMR1_CUR_VALUE_REG	0x0028	TIMER1_1 Current Value Register
RTMR2_CTRL_REG	0x0030	TIMER1_2 Control Register
RTMR2_INTV_VALUE_REG	0x0034	TIMER1_2 Interval Value Register
RTMR2_CUR_VALUE_REG	0x0038	TIMER1_2 Current Value Register
RTMR3_CTRL_REG	0x0040	TIMER1_3 Control Register
RTMR3_INTV_VALUE_REG	0x0044	TIMER1_3 Interval Value Register
RTMR3_CUR_VALUE_REG	0x0048	TIMER1_3 Current Value Register

7.2.6 Register Description

7.2.6.1 0x0000 TIMER1 IRQ Enable Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: RTMR_IRQ_EN_REG
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3	R/W	0x0	RTMR3_IRQ_EN. TIMER1_3 Interrupt Enable. 0: disable 1: TIMER1_3 Interval Value reached interrupt enable.
2	R/W	0x0	RTMR2_IRQ_EN. TIMER1_2 Interrupt Enable. 0: disable 1: TIMER1_2 Interval Value reached interrupt enable.
1	R/W	0x0	RTMR1_IRQ_EN. TIMER1_1 Interrupt Enable. 0: disable 1: TIMER1_1 Interval Value reached interrupt enable.
0	R/W	0x0	RTMR0_IRQ_EN. TIMER1_0 Interrupt Enable. 0: disable 1: TIMER1_0 Interval Value reached interrupt enable.

7.2.6.2 0x0004 TIMER1 IRQ Status Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: RTMR_IRQ_STA_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

Draft Version

Offset: 0x0004			Register Name: RTMR_IRQ_STA_REG
Bit	Read/Write	Default/Hex	Description
3	R/W	0x0	RTMR3_IRQ_PEND. TIMER1_3 IRQ Pending. Set 1 to the bit will clear it. 0: No effect 1: Pending, TIMER1_3 interval value is reached
2	R/W	0x0	RTMR2_IRQ_PEND. TIMER1_2 IRQ Pending. Set 1 to the bit will clear it. 0: No effect 1: Pending, TIMER1_2 interval value is reached
1	R/W	0x0	RTMR1_IRQ_PEND. TIMER1_1 IRQ Pending. Set 1 to the bit will clear it. 0: No effect 1: Pending, TIMER1_1 interval value is reached
0	R/W	0x0	RTMR0_IRQ_PEND. TIMER1_0 IRQ Pending. Set 1 to the bit will clear it. 0: No effect 1: Pending, TIMER1_0 interval value is reached

7.2.6.3 0x0010 TIMER1_0 Control Register (Default Value: 0x0000_0004)

Offset: 0x0010			Register Name: RTMR0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	RTMR0_MODE. TIMER1_0 mode. 0: Continuous mode. When interval value reached, the timer will not disable automatically. 1: Single mode. When interval value reached, the timer will disable automatically.
6:4	R/W	0x0	RTMR0_CLK_PRES. Select the pre-scale of TIMER1_0 clock source. 000: /1 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: /128

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: RTMR0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
3:2	R/W	0x1	RTMR0_CLK_SRC 00: LOSC 01: HOSC 10: / 11: /
1	R/W	0x0	RTMR0_RELOAD TIMER1_0 Reload. 0: No effect 1: Reload TIMER1_0 Interval value After the bit is set, it can not be written again before it's cleared automatically.
0	R/W	0x0	RTMR0_EN TIMER1_0 Enable. 0: Stop/Pause 1: Start If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.

7.2.6.4 0x0014 TIMER1_0 Interval Value Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: RTMR0_INTV_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RTMR0_INTV_VALUE. TIMER1_0 Interval Value.

The value setting should consider the system clock and the timer clock source.

7.2.6.5 0x0018 TIMER1_0 Current Value Register (Default Value: 0x0000_0000)

Offset: 0x0018	Register Name: RTMR0_CUR_VALUE_REG

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RTMR0_CUR_VALUE. TIMER1_0 Current Value.

TIMER1_0 current value is a 32-bit down-counter (from interval value to 0).

7.2.6.6 0x0020 TIMER1_1 Control Register (Default Value: 0x0000_0004)

Offset: 0x0020			Register Name: RTMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	RTMR1_MODE. TIMER1_1 mode. 0: Continuous mode. When interval value reached, the timer will not disable automatically. 1: Single mode. When interval value reached, the timer will disable automatically.
6:4	R/W	0x0	RTMR1_CLK_PRES. Select the pre-scale of TIMER1_1 clock source. 000: /1 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: /128
3:2	R/W	0x1	RTMR1_CLK_SRC. 00: LOSC 01: HOSC 10: / 11: /
1	R/W	0x0	RTMR1_RELOAD. TIMER1_1 Reload. 0: No effect 1: Reload TIMER1_1 Interval value After the bit is set, it can not be written again before it's cleared automatically.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0020			Register Name: RTMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	RTMR1_EN. TIMER1_1 Enable. 0: Stop/Pause 1: Start If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.

7.2.6.7 0x0024 TIMER1_1 Interval Value Register (Default Value: UDF)

Offset: 0x0024			Register Name: RTMR1_INTV_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	UDF	RTMR1_INTV_VALUE. TIMER1_1 Interval Value.

the value setting should consider the system clock and the timer clock source.

7.2.6.8 0x0028 TIMER1_1 Current Value Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: RTMR1_CUR_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RTMR1_CUR_VALUE. TIMER1_1 Current Value.

TIMER1_1 current value is a 32-bit down-counter (from interval value to 0).

7.2.6.9 0x0030 TIMER1_2 Control Register (Default Value: 0x0000_0004)

Offset: 0x0030			Register Name: RTMR2_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: RTMR2_CTRL_REG
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	RTMR2_MODE. TIMER1_2 mode. 0: Continuous mode. When interval value reached, the timer will not disable automatically. 1: Single mode. When interval value reached, the timer will disable automatically.
6:4	R/W	0x0	RTMR2_CLK_PRES. Select the pre-scale of TIMER1_2 clock source. 000: /1 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: /128
3:2	R/W	0x1	RTMR2_CLK_SRC. 00: LOSC 01: HOSC 10: / 11: /
1	R/W	0x0	RTMR2_RELOAD. TIMER1_2 Reload. 0: No effect 1: Reload TIMER1_2 Interval value After the bit is set, it can not be written again before it's cleared automatically.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: RTMR2_CTRL_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	RTMR2_EN. TIMER1_2 Enable. 0: Stop/Pause 1: Start If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.

7.2.6.10 0x0034 TIMER1_2 Interval Value Register (Default Value: UDF)

Offset: 0x0034			Register Name: RTMR2_INTV_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	UDF	RTMR2_INTV_VALUE. TIMER1_2 Interval Value.

the value setting should consider the system clock and the timer clock source.

7.2.6.11 0x0038 TIMER1_2 Current Value Register (Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: RTMR2_CUR_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RTMR2_CUR_VALUE. TIMER1_2 Current Value.

TIMER1_2 current value is a 32-bit down-counter (from interval value to 0).

7.2.6.12 0x0040 TIMER1_3 Control Register (Default Value: 0x0000_0004)

Offset: 0x0040			Register Name: RTMR3_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: RTMR3_CTRL_REG
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	RTMR3_MODE. TIMER1_3 mode. 0: Continuous mode. When interval value reached, the timer will not disable automatically. 1: Single mode. When interval value reached, the timer will disable automatically.
6:4	R/W	0x0	RTMR3_CLK_PRES. Select the pre-scale of TIMER1_3 clock source. 000: /1 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: /128
3:2	R/W	0x1	RTMR3_CLK_SRC. 00: LOSC 01: HOSC 10: / 11: /
1	R/W	0x0	RTMR3_RELOAD. TIMER1_3 Reload. 0: No effect 1: Reload TIMER1_3 Interval value After the bit is set, it can not be written again before it's cleared automatically.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: RTMR3_CTRL_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	RTMR3_EN. TIMER1_3 Enable. 0: Stop/Pause 1: Start If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.

7.2.6.13 0x0044 TIMER1_3 Interval Value Register (Default Value: UDF)

Offset: 0x0044			Register Name: RTMR3_INTV_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	UDF	RTMR3_INTV_VALUE. TIMER1_3 Interval Value.

The value setting should consider the system clock and the timer clock source.

7.2.6.14 0x0048 TIMER1_3 Current Value Register (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: RTMR3_CUR_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RTMR3_CUR_VALUE. TIMER1_3 Current Value.

TIMER1_3 current value is a 32-bit down-counter (from interval value to 0).

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.3 High Speed Timer (HSTimer)

7.3.1 Overview

The high speed timer (HSTimer) module implements more precise timing and counting functions.

The HSTimer has the following features:

- Single clock source: AHB0
- Supports 5 prescale factors
- Configurable 56-bit down timer
- Supports 2 timing modes: periodic mode and single counting mode
- Supports the test mode
- Generates an interrupt when the count is decreased to 0

7.3.2 Block Diagram

The following figure shows the block diagram of the HSTimer.

Figure 7-6 HSTimer Block Diagram



7.3.3 Functional Description

The HSTimers are 56-bit down counters. The counter value is decremented by 1 on each rising edge of the count clock. Each HSTimer has a prescaler that divides the working clock frequency of each working timer by 1, 2, 4, 8, or 16.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.3.3.1 Typical Application

The following figure shows a typical application of HSTimer module.

Figure 7-7 Typical Application for HSTimer



The HSTimer module is mounted at AHB0, and can control the registers via AHB0. AHB0 is the clock source of the HSTimer. When the count value reaches zero, the HSTimer generates an interrupt.

7.3.3.2 Count Modes

The HSTimer has two count modes: one-shot mode and periodic mode. You can configure the timing mode via the bit [7] of HS_TMRn_CTRL_REG (n = 0 or 1). The value 0 is for the period mode and value 1 is for the one-shot mode.

- Single Counting Mode

When the count value of the HSTimer reaches 0, the HSTimer stops counting. The HSTimer starts to count again only when the initial value is reloaded.

- Periodic Mode

The HSTimer counts continuously. When the count value of the HSTimer reaches 0, the HSTimer reloads an initial value from HS_TMRn_INTV_LO_REG and HS_TMRn_INTV_HI_REG and then continues to count.

7.3.3.3 Operating Modes

The HSTimer has two operating modes: the normal mode and test mode. You can configure the operating mode via the bit [31] of HS_TMRn_CTRL_REG. The value 0 is for the normal mode and value 1 is for the test mode.

- Normal Mode

In the normal mode, the HSTimer is used as a 56-bit down counter, which can finish one-shot counting and periodic counting. The interval value for the HSTimer consists of two parts: HS_TMRn_INTV_LO_REG forms the bit [31:0] and HS_TMRn_INTV_HI_REG forms the bit [55:32]. To read or write the interval value, HS_TMRn_INTV_LO_REG should be done before HS_TMRn_INTV_HI_REG.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- Test Mode

In the test mode, the HSTimer is used as a 24-bit down counter. HS_TMRn_INTV_LO_REG must be set to 0x1, and HS_TMRn_INTV_HI_REG acts as the initial value for the HSTimer.

7.3.3.4 HSTimer Formula

The following formula describes the relationship among HSTimer parameters in the normal mode.

$$T_{HSTimer} = \frac{(HS_TMRn_INTV_HI_REG<<32 + HS_TMRn_INTV_LO_REG) - (HS_TMRn_CURNT_HI_REG<<32 + HS_TMRn_CURNT_LO_REG)}{AHB0CLK} \times HS_TMRn_CLK$$

Where,

The parameter n is either 0 or 1;

$T_{HSTimer}$ is the elapsed time of the timer;

HS_TMRn_INTV_HI_REG is bit [55:32] of the HSTimer interval value;

HS_TMRn_INTV_LO_REG is bit [31:0] of the HSTimer interval value;

HS_TMRn_CURNT_HI_REG is bit [55:32] of the HSTimer current value;

HS_TMRn_CURNT_LO_REG is bit [31:0] of the HSTimer current value;

AHB0CLK is the frequency of AHB0 Clock (the HSTimer clock source);

HS_TMRn_CLK is the prescale ratio of the HSTimer clock.

7.3.3.5 Initializing the HSTimer

The following figure shows the process of HSTimer initialization.

Figure 7-8 HSTimer Initialization Process



Step 1 AHB0 clock management: Open the clock gate of AHB0 and de-assert the soft reset of AHB0 in Clock Controller Unit (CCU).

Draft Version

Step 2 Configure the corresponding parameters of the HSTimer: clock source, prescaler factor, operating mode, and timing mode. There is no sequence requirement when writing the above parameters to HS_TMRn_CTRL_REG.

Step 3 Write the initial value: Write the lower 32 bits of the initial value to HS_TMRn_INTV_LO_REG first, and then the higher 24 bits to HS_TMRn_INTV_HI_REG. Normally, write the bit [1] of HS_TMRn_CTRL_REG to load the initial value. If the HSTimer is in the timing stop stage, write 1 to the bit [1] and bit [0] of HS_TMRn_CTRL_REG at the same time to reload the initial value.

Step 4 Enable HSTimer: Write the bit [0] of HS_TMRn_CTRL_REG to enable HSTimer to count.

Step 5 Reading HS_TMRn_CURNT_LO_REG and HS_TMRn_CURNT_HI_REG can get current counting value.

7.3.3.6 Processing the HSTimer Interrupt

Follow the steps below to process the HSTimer interrupt:

Step 1 Enable interrupt: Write the corresponding interrupt enable bit of HS_TMR_IRQ_EN_REG, when the counting time of HSTimer reaches, the corresponding interrupt generates.

Step 2 After entering the interrupt process, write HS_TMR_IRQ_STAS_REG to clear the interrupt pending.

Step 3 Resume the interrupt and continue to execute the interrupted process.

7.3.4 Programming Guidelines

The following example shows how to make a 1 us delay with HSTimer0. The frequency of the AHB0 clock is 100 MHz, the operating mode is the normal mode, the timing mode is single counting mode, and the pre-scale is 2.

```
writel (0x32, HS_TMR0_INTV_LO);                    //Set bit [31:0] of the interval value as 0x32.
writel (0x0, HS_TMR0_INTV_HI);                     //Set bit [55:32] of the interval value as 0x0.
writel (0x90, HS_TMR0_CTRL);
//Set the operating mode as Normal Mode, the pre-scale as 2, and the timing mode as Single Counting Mode.
writel(readl(HS_TMR0_CTRL) | (1<<1), HS_TMR0_CTRL);  //Set the reload bit.
writel(readl(HS_TMR0_CTRL) | (1<<0), HS_TMR0_CTRL);  //Enable HSTimer0.
while (! (readl(HS_TMR_IRQ_STAS) &1));             //Wait for HSTimer0 to generate pending.
writel (1, HS_TMR_IRQ_STAS);                       //Clear HSTimer0 pending.
```

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.3.5 Register List

Module Name	Base Address
HSTimer	0x03008000

Register Name	Offset	Description
HS_TMR_IRQ_EN_REG	0x0000	HS Timer IRQ Enable Register
HS_TMR_IRQ_STAS_REG	0x0004	HS Timer IRQ Status Register
HS_TMR0_CTRL_REG	0x0020	HS Timer0 Control Register
HS_TMR0_INTV_LO_REG	0x0024	HS Timer0 Interval Value Low Register
HS_TMR0_INTV_HI_REG	0x0028	HS Timer0 Interval Value High Register
HS_TMR0_CURNT_LO_REG	0x002C	HS Timer0 Current Value Low Register
HS_TMR0_CURNT_HI_REG	0x0030	HS Timer0 Current Value High Register
HS_TMR1_CTRL_REG	0x0040	HS Timer1 Control Register
HS_TMR1_INTV_LO_REG	0x0044	HS Timer1 Interval Value Low Register
HS_TMR1_INTV_HI_REG	0x0048	HS Timer1 Interval Value High Register
HS_TMR1_CURNT_LO_REG	0x004C	HS Timer1 Current Value Low Register
HS_TMR1_CURNT_HI_REG	0x0050	HS Timer1 Current Value High Register

7.3.6 Register Description

7.3.6.1 0x0000 HS Timer IRQ Enable Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: HS_TMR_IRQ_EN_REG
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W	0x0	HS_TMR1_INT_EN HSTimer1 Interrupt Enable 0: Disabled 1: Enabled
0	R/W	0x0	HS_TMR0_INT_EN HSTimer0 Interrupt Enable 0: Disabled 1: Enabled

7.3.6.2 0x0004 HS Timer IRQ Status Register (Default Value: 0x0000_0000)

Offset: 0x0004	Register Name: HS_TMR_IRQ_STAS_REG

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W1C	0x0	HS_TMR1_IRQ_PEND HSTimer1 IRQ Pending The IRQ pending bit for HSTimer1. Write 1 to clear the pending status. 0: No effect 1: Pending, indicates that the initial value of the HSTimer is reached.
0	R/W1C	0x0	HS_TMR0_IRQ_PEND HSTimer0 IRQ Pending The IRQ pending bit for HSTimer0. Write 1 to clear the pending status. 0: No effect 1: Pending, indicates that the initial value of the HSTimer is reached.

7.3.6.3 0x0020 HS Timer0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: HS_TMR0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HS_TMR0_TEST Select the operating mode for HSTimer0 0: Normal mode 1: Test mode In the test mode, the HS_TMR0_INTV_LO_REG must be set to 0x1, and HS_TMR0_INTV_HI_REG acts as the initial value for HSTimer0.
30:8	/	/	/
7	R/W	0x0	HS_TMR0_MODE Select the timing mode for HSTimer0 0: Periodic mode. When the count value is decreased to 0, the timer will restart another round of counting automatically. 1: One-shot mode. When the count value is decreased to 0, the timer will stop counting.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0020			Register Name: HS_TMR0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
6:4	R/W	0x0	HS_TMR0_CLK Select the pre-scale for the HSTimer0 clock sources 000: /1 001: /2 010: /4 011: /8 100: /16 101: / 110: / 111: /
3:2	/	/	/
1	R/W1S	0x0	HS_TMR0_RELOAD HSTimer0 Reload 0: No effect 1: Reload the interval value of the HSTimer0
0	R/W	0x0	HS_TMR0_EN HSTimer0 Enable 0: Stop/Pause 1: Start By setting the bit to 1, the timer will be started. It reloads the interval value register and then counts from the interval value to 0. By setting the bit to 0 before the timer counts to 0, the timer will be paused. The bit will be locked to 0 for at least 2 cycles. Within the 2 cycles, you cannot set the bit to 1 to restart the timer. The timer supports updating the interval value in the pause state. To start from the updated interval value, set both the reload bit and enable bit to 1. Additionally, in the one-shot mode, after the count value reaches 0, the system will automatically change the bit to 0 to stop the timer.

7.3.6.4 0x0024 HS Timer0 Interval Value Low Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: HS_TMR0_INTV_LO_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	HS_TMR0_INTV_VALUE_LO Bit[31:0] of the HSTimer0 interval value.

Draft Version

7.3.6.5 0x0028 HS Timer0 Interval Value High Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: HS_TMR0_INTV_HI_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	R/W	0x0	HS_TMR0_INTV_VALUE_HI Bit[55:32] of the HSTimer0 interval value.

NOTE

HSTimer0 is a 56-bit counter. The interval value consists of two parts: HS_TMR0_INTV_VALUE_LO acts as the bit [31:0] and HS_TMR0_INTV_VALUE_HI acts as the bit [55:32]. To read or write the interval value, HS_TMR0_INTV_LO_REG should be done before HS_TMR0_INTV_HI_REG.

7.3.6.6 0x002C HS Timer0 Current Value Low Register (Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: HS_TMR0_CURNT_LO_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	HS_TMR0_CUR_VALUE_LO Bit[31:0] of the HSTimer0 current value.

7.3.6.7 0x0030 HS Timer0 Current Value High Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: HS_TMR0_CURNT_HI_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	R/W	0x0	HS_TMR0_CUR_VALUE_HI Bit[55:32] of the HSTimer0 current value.

NOTE

HSTimer0 is a 56-bit counter. The current value consists of two parts: HS_TMR0_CUR_VALUE_LO acts as the bit [31:0] and HS_TMR0_CUR_VALUE_HI acts as the bit [55:32]. To read or write the current value, HS_TMR0_CUR_VALUE_LO should be done before HS_TMR0_CUR_VALUE_HI.

7.3.6.8 0x0040 HS Timer1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: HS_TMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: HS_TMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HS_TMR1_TEST Select the operating mode for HSTimer1 0: Normal mode 1: Test mode In the test mode, the HS_TMR1_INTV_LO_REG must be set to 0x1, and HS_TMR1_INTV_HI_REG acts as the interval value for HSTimer1.
30:8	/	/	/
7	R/W	0x0	HS_TMR1_MODE Select the timing mode for HSTimer1 0: Periodic mode. When the count value is decreased to 0, the timer will restart another round of counting automatically. 1: One-shot mode. When the count value is decreased to 0, the timer will stop counting.
6:4	R/W	0x0	HS_TMR1_CLK Select the pre-scale of the HSTimer1 clock sources 000: /1 001: /2 010: /4 011: /8 100: /16 101: / 110: / 111: /
3:2	/	/	/
1	R/W1S	0x0	HS_TMR1_RELOAD HSTimer1 Reload 0: No effect 1: Reload the HSTimer1 interval value.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: HS_TMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	HS_TMR1_EN HSTimer1 Enable 0: Stop/Pause 1: Start By setting the bit to 1, the timer will be started. It reloads the interval value register and then counts from the interval value to 0. By setting the bit to 0 before the timer counts to 0, the timer will be paused. The bit will be locked to 0 for at least 2 cycles. Within the 2 cycles, you cannot set the bit to 1 to restart the timer. The timer supports updating the interval value in the pause state. To start from the updated interval value, set both the reload bit and enable bit to 1. Additionally, in the one-shot mode, after the count value reaches 0, the system will automatically change the bit to 0 to stop the timer.

7.3.6.9 0x0044 HS Timer1 Interval Value Low Register (Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: HS_TMR1_INTV_LO_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	HS_TMR1_INTV_VALUE_LO Bit[31:0] of the HSTimer1 interval value

7.3.6.10 0x0048 HS Timer1 Interval Value High Register (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: HS_TMR1_INTV_HI_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	R/W	0x0	HS_TMR1_INTV_VALUE_HI Bit[55:32] of the HSTimer1 interval value

NOTE

HSTimer1 is a 56-bit counter. The interval value consists of two parts: HS_TMR1_INTV_VALUE_LO acts as the bit [31:0] and HS_TMR1_INTV_VALUE_HI acts as the bit [55:32]. To read or write the interval value, HS_TMR1_INTV_LO_REG should be done before HS_TMR1_INTV_HI_REG.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.3.6.11 0x004C HS Timer1 Current Value Low Register (Default Value: 0x0000_0000)

Offset: 0x004C			Register Name: HS_TMR1_CURNT_LO_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	HS_TMR1_CUR_VALUE_LO Bit[31:0] of the HSTimer1 current value

7.3.6.12 0x0050 HS Timer1 Current Value High Register (Default Value: 0x0000_0000)

Offset: 0x0050			Register Name: HS_TMR1_CURNT_HI_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	R/W	0x0	HS_TMR1_CUR_VALUE_HI Bit[55:32] of the HSTimer1 current value

NOTE

HSTimer1 is a 56-bit counter. The current value consists of two parts: HS_TMR1_CUR_VALUE_LO acts as the bit [31:0] and HS_TMR1_CUR_VALUE_HI acts as the bit [55:32]. To read or write the current value, HS_TMR1_CUR_VALUE_LO should be done before HS_TMR1_CUR_VALUE_HI.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.4 RISC-V Watchdog

7.4.1 Overview

RISC-V Watchdog is used to monitor whether the RISC-V system is abnormal. If yes, a system reset signal will be triggered.

The watchdog has the following features:

- Clock sources: HOSC_32K (32.768 kHz) and LOSC_32K (32 kHz)
- 12 configurable initial count value
- Generates timeout interrupts
- Generates reset signals
- Supports restarting the timing

7.4.2 Block Diagram

The following figure shows the block diagram for the watchdog.

Figure 7-9 Block Diagram for the RISC-V Watchdog



7.4.3 Functional Description

7.4.3.1 Typical Application

Figure 7-10 RISC-V Watchdog Application Diagram



Watchdog configures register by APB bus.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The system configures the time of watchdog, if the system has no timing for restart watchdog (such as bus hang dead), then watchdog sends out watchdog reset external signal to reset system. And the signal will be transmitted to the Reset pad to reset the PMIC.

7.4.3.2 Operating Modes

The watchdog is a 32-bit up counter. The counter value is increased by 1 on each rising edge of the count clock. The watchdog has two operating modes.

- **Interrupt mode**: The bit [1:0] of the RWDOG_CFG_REG should be set to 0x2 first. When the bit [0] of the d is written to 1, the watchdog generates an interrupt and the watchdog enters into interrupt mode. Write "1" can clear the interrupt signal.
- **Reset mode**: The bit [1:0] of the RWDOG_CFG_REG is set to 0x1, when the counter value reaches the configured value, the watchdog generates a reset signal to reset the whole system. There are 12 configurable initial count values.

Both the interrupt mode and reset mode support Watchdog Restart. You can make the watchdog to count from the initial value at any time by configuring the RWDOG_CTRL_REG: Write 0xA57 to bit[12:1], then write 1 to bit[0].

7.4.3.3 Initializing the Watchdog

Follow the steps below to initialize the watchdog:

Step 1 Write the bit[1:0] of RWDOG_CFG_REG to configure the watchdog operating mode so that the watchdog can generate interrupts or output reset signals.

Step 2 Write the bit[7:4] of RWDOG_MODE_REG to configure the initial count value.

Step 3 Write the bit[0] of RWDOG_MODE_REG to enable the watchdog.

7.4.3.4 Interrupt Processing

In the interrupt mode, the watchdog is used as a counter.

Follow the steps below to process the interrupt:

Step 1 Write the enable bit of RWDOG_IRQ_EN_REG to enable the interrupt.

Step 2 After entering the interrupt process, write the pending bit of RWDOG_IRQ_STAT_REG to clear the interrupt pending and execute the process of waiting for the interrupt.

Step 3 Resume the interrupt and continue to execute the interrupted process.

7.4.4 Programming Guidelines

7.4.4.1 Watchdog Restart

Step 1 Configure RWDOG_CFG_REG [1:0] to select reset mode.

Draft Version

Step 2 Configure RWDOG_MODE_REG [7:4] to set watchdog interval value.

Step 3 Write 1 to RWDOG_MODE_REG [0] to enable watchdog.

Step 4 Write 1 to RWDOG_CTRL_REG [0] to restart watchdog.

NOTE

Before performing a writing operation to the RWDOG_CTRL_REG, RWDOG_CFG_REG, and RWDOG_MODE_REG register, you need to write a key to the corresponding register:

RWDOG_CTRL_REG [12:1]=0xA57;

RWDOG_CFG_REG [31:16]=0x16AA;

RWDOG_MODE_REG [31:16]=0x16AA.

7.4.4.2 Watchdog Reset

Step 1 Configure RWDOG_CFG_REG [1:0] to select reset mode.

Step 2 Configure RWDOG_MODE_REG [7:4] to set watchdog interval value.

Step 3 Write 1 to RWDOG_MODE_REG [0] to enable watchdog.

NOTE

After the reset signal is triggered, WDG registers will not be reset. If you need to use the watchdog again, it is recommended to write 0 to RWDOG_CTRL_REGd [0] and wait 3 APB clock cycles before writing 1 to it.

7.4.5 Register List

Module Name	Base Address
RISCV_WDG	0x06011000

Register Name	Offset	Description
RWDOG_IRQ_EN_REG	0x0000	RISCV Watchdog IRQ Enable Register
RWDOG_IRQ_STA_REG	0x0004	RISCV Watchdog Status Register
RWDOG_CTRL_REG	0x0010	RISCV Watchdog Control Register
RWDOG_CFG_REG	0x0014	RISCV Watchdog Configuration Register
RWDOG_MODE_REG	0x0018	RISCV Watchdog Mode Register
RWDOG_OUTPUT_CFG_REG	0x001C	RISCV Watchdog Output Configuration Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

7.4.6 Register Description

7.4.6.1 0x0000 RISCV Watchdog IRQ Enable Register (Default Value: 0x0000_0000)

Offset:0x0000			Register Name: RWDOG_IRQ_EN_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	RWDOG_IRQ_EN RISCV Watchdog Interrupt Enable 0: RISCV Watchdog interrupt mask 1: RISCV Watchdog interrupt enable

7.4.6.2 0x0004 RISCV Watchdog Status Register (Default Value: 0x0000_0000)

Offset:0x0004			Register Name: RWDOG_IRQ_STA_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	RWDOG_IRQ_PEND RISCV Watchdog IRQ Pending. Set 1 to the bit will clear it. 0: No effect 1: Pending, RISCV Watchdog interval value is reached

7.4.6.3 0x0010 RISCV Watchdog Control Register (Default Value: 0x0000_0000)

Offset:0x0010			Register Name: RWDOG_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/
12:1	W	0x0	RWDOG_KEY_FIELD RISCV Watchdog Key Field Should be written at value 0xA57. Writing any other value in this field aborts the write operation.
0	R/W	0x0	RWDOG_RESTART RISCV Watchdog Restart 0: No effect 1: Restart the RISCV Watchdog

7.4.6.4 0x0014 RISCV Watchdog Configuration Register (Default Value: 0x0000_0001)

Offset:0x0014			Register Name: RWDOG_CFG_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0014			Register Name: RWDOG_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:16	W	0x0	KEY_FIELD Key Field. This field should be filled with 0x16AA, and then the bit 0 can be written with the new value.
15:7	/	/	/
8	R/W	0x0	RWDOG_CLK_SRC Select RISCV Watchdog clock sources. 0: HOSC_32K 1: LOSC_32K
7:2	/	/	/
1:0	R/W	0x1	RWDOG_CONFIG RISCV Watchdog generates a reset signal 00:/ 01: to whole system 10: only interrupt 11: /

7.4.6.5 0x0018 RISCV Watchdog Mode Register (Default Value: 0x0000_0000)

Offset:0x0018			Register Name: RWDOG_MODE_REG
Bit	Read/Write	Default/Hex	Description
31:16	W	0x0	KEY_FIELD Key Field This field should be filled with 0x16AA, and then the bit 0 can be written with the new value.
15:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0018			Register Name: RWDOG_MODE_REG
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0x0	RWDOG_INTV_VALUE RISCV Watchdog Interval Value When the clock source is HOSC_32K, the time of 16000 cycles is equal to 0.5 sec, and when the clock source is 32K, the time of 16000 cycles is based on the number of 32K. 0000: 16000 cycles 0001: 32000 cycles 0010: 64000 cycles 0011: 96000 cycles 0100: 128000 cycles 0101: 160000 cycles 0110: 192000 cycles 0111: 256000 cycles 1000: 320000 cycles 1001: 384000 cycles 1010: 448000 cycles 1011: 512000 cycles 1100: / 1101: / 1110: / 1111: /
3:1	/	/	/
0	R/W	0x0	RWDOG_EN RISCV Watchdog Enable 0: No effect 1: Enable the RISCV Watchdog

7.4.6.6 0x001C RISCV Watchdog Output Configuration Register (Default Value: 0x0000_001F)

Offset: 0x001C			Register Name: RWDOG_OUTPUT_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R/W	0x1F	RWDOG_O_CFG RISCV Watchdog Output Configuration T=1/32ms*(N+1) Default 1ms

Draft Version ALLWINNER

8 RTC

8.1 RTC

8.1.1 Overview

The Real Time Clock (RTC) is used to implement the time counter and the timing wakeup functions. The RTC can display the year, month, day, week, hour, minute, second in real time. With the independent power, the RTC can still work when system powers off.

The RTC has the following features:

- Embedded with a 16-bit day counter, a 5-bit hour counter, a 6-bit minute counter, and a 6-bit second counter
- 1 kHz counting frequency
- Configurable initial value by software anytime
- Supports generating interrupt and waking up the external devices with the timing alarms function
- 8 general purpose registers for storing the power-off information in RTC domain
- Multiple special registers for recording the BROM information

NOTE

The register configuration of RTC is AHB bus. It can only support word operation, not byte operation and half-word operation.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

8.1.2 Block Diagram

The following figure shows the block diagram of the RTC.

Figure 8-1 RTC Block Diagram



8.1.3 External Signals

Table 8-1 RTC External Signals

Signal Name	Description	Type
DXIN	Digital Compensated Crystal Oscillator Input	AI
DXOUT	Digital Compensated Crystal Oscillator Output	AO
REFCLK-OUT	Digital Compensated Crystal Oscillator Clock Fanout	AO
X32KIN	Clock Input of 32.768 kHz Crystal	AI
X32KOUT	Clock Output of 32.768 kHz Crystal	AO
RESET	Reset Signal (Low Active)	I/O, OD
NMI	Non-Maskable Interrupt	I/O, OD
VCC-RTC	RTC Power Supply	P

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

8.1.4 Functional Descriptions

8.1.4.1 Typical Application

Figure 8-2 RTC Application Diagram



8.1.4.2 RTC Clock Tree

The following figure shows the clock tree of the RTC.

Figure 8-3 RTC Clock Tree



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

RTC

The clock sources of RTC can be selected by related switches, including 32K divided from internal 16 MHz RC, external 32.768 kHz crystal, and 32K divided from external DCXO.

The internal RC will be selected by default. Low frequency from the internal RC has ±50 ppm frequency tolerance. After the system starts up, it is recommended to select external clock as a clock source to provide more accurate clock.

When using internal RC, the clock can be changed by changing division ratio.

System 32K

The clock sources of system 32K are from external 32.768 kHz crystal and 32K divided from the internal 16 MHz RC.

8.1.4.3 Real Time Clock

Figure 8-4 RTC Counter



The 1 kHz counter adds 1 on each rising edge of the clock. When the sampling clock number reaches 0x3FF, 1 kHz counter restarts to count from 0, and the second counter adds 1. The step structure of 1 kHz counter is as follows.

Figure 8-5 RTC 1 kHz Counter Step Structure



According to above implementation, the changing range of each counter is as follows.

Table 8-2 RTC Counter Changing Range

Counter	Range
Second	0 to 59
Minute	0 to 59
Hour	0 to 23

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Counter	Range
Day	0 to 65535 (The year, month, day need be transformed by software according to day counter)

CAUTION

As there is no error correction mechanism in the hardware, each counter configuration should not exceed a reasonable counting range.

8.1.4.4 Alarm 0

The principle of alarm0 is a comparator. When RTC timer reaches scheduled time, the RTC generates the interrupt, or outputs low level signal by NMI pin to wakeup power management chip.

The RTC only generates one interrupt when RTC timer reached the scheduled day, hour, minute and second counter, then the RTC need set a new scheduled time, the next interrupt can be generated.

8.1.4.5 VDD-RTC

The RTC module has a LDO, the input source of the LDO is VCC-RTC, the output of the LDO is RTC-VIO. the RTC_VIO is mainly used for internal digital logic.

8.1.4.6 RC Calibration Usage Scenario

Power-on: Select non-accurate 32K from internal RC.

Normal scenario: Select non-accurate 32K from internal RC, or external accurate 32K.

Standby or power-off scenario: Select non-accurate 32K from internal RC, or external accurate 32K.

8.1.5 Programming Guidelines

8.1.5.1 Clock Source Selection

Select 24MDIV32K

Set RTC_SRC_SEL of the LOSC_CTRL_REG register to 1.

Draft Version

NOTE

To check the clock source status, query the bit [0] of the LOSC_AUTO_SWT_STA_REG register.

- Auto Switch

Step 1 Write 1 to the LOSC_AUTO_SWT_32K_SEL_EN of the LOSC_CTRL_REG register.

Step 2 Write 1 to the EXT_LOSC_EN of the LOSC_CTRL_REG register.

Step 3 Write 0 to the LOSC_AUTO_SWT_FUNCTION of the LOSC_CTRL_REG register.

Step 4 Read the EXT_LOSC_STA of the LOSC_AUTO_SWT_STA_REG register for four times. Before every reading, you should delay at least 4 ms (such as 6 ms). If the value of every read is 0, it indicates that the external 32K has been enabled. Otherwise, repeat reading the EXT_LOSC_STA.

Step 5 Write 1 to the LOSC_SRC_SEL of the LOSC_CTRL_REG register.

Step 6 Read the LOSC_SRC_SEL_STA of the LOSC_AUTO_SWT_STA_REG register. If the value of LOSC_SRC_SEL_STA equals to 1, it means the current low frequency clock source is external 32K. Writing 0 to LOSC_SRC_SEL can switch the clock source to the 32K divided from RC16M.

NOTE

If LOSC does not exist or is disabled, the value of LOSC_SRC_SEL_STA (the bit [0] of the LOSC_AUTO_SWT_STA_REG register) is 0, which indicates that the 32K divided from RC16M is selected as the clock source. In this case, writing 1 to the LOSC_SRC_SEL of the LOSC_CTRL_REG register will not change the clock source.

- Manual Switch

Step 1 Write 1 to the LOSC_AUTO_SWT_FUNCTION of the LOSC_CTRL_REG register to disable LOSC detection.

Step 2 Write 0 to the LOSC_AUTO_SWT_32K_SEL_EN of the LOSC_CTRL_REG register to disable auto-switch function.

NOTE

After Step 1 is performed, whether the EXIT LOSC is lost will not be recorded. It is uncertain whether the LOSC exists. Therefore, ensure that the value of the following bits is 1 before performing Step 3:

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- EXT_LOSC_EN, the bit [4] of the LOSC_CTRL_REG register; the value is 1 by default.
- CLK16M_RC_EN, the bit [0] of the DCXO_CTRL_REG register; the value is 1 by default

Step 3 To select external 32K, write 1 to the LOSC_SRC_SEL; to select the 32K divided from RC16M, write 0 to the LOSC_SRC_SEL.

8.1.5.2 RTC Calendar

Step 1 Write time initial value: Write the current time to RTC_DAY_REG and RTC_HH_MM_SS_REG.

Step 2 After updated time, the RTC restarts to count again. The software can read the current time anytime.

NOTE

- The RTC can only provide day counter, so the current day counter need be converted to year, month, day and week by software.
- Ensure the bit [8:7] of LOSC_CTRL_REG is 0 before the next time configuration is performed.

Here are the basic code samples.

For example: set time to 21st, 07:08:09 and read it.

RTC_DAY_REG = 0x00000015;

RTC_HH_MM_SS_REG = 0x00070809; //0000 0000 000|0 0000(Hour) 00|00 0000(Minute) 00|00 0000(Second)

Read (RTC_DAY_REG);

Read (RTC_HH_MM_SS_REG);

8.1.5.3 Alarm0 Setting

Step 1 Enable alram0 interrupt by writing 1 to ALARM0_IRQ_EN.

Step 2 Write the count-down day, hour, minute, second number to ALARM0_DAY_SET_REG, RTC_HH_MM_SS_REG, and ALARM0_CONFIG_REG.

Step 3 Enable alarm0 function by writing 1 to ALARM0_ENABLE_REG, then the software can query alarm count value in real time by ALARM0_HH_MM_SS_SET_REG. When the setting time is reached, ALARM0_IRQ_STA_REG is set to 1 to generate an interrupt.

Step 4 After entering the interrupt process, write 0 to the ALARM0_IRQ_STA_REG to clear the interrupt pending, and execute the interrupt process.

Step 5 Resume the interrupt and continue to execute the interrupted process.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 6 The power-off wakeup is generated via SoC hardware and PMU, the software only needs to set the pending condition of alarm0, and set ALARM0_CONFIG_REG to 1.

Here are the basic code samples.

```
irq_request(GIC_SRC_R_Alarm0, Alm0_handler);
irq_enable(GIC_SRC_R_Alarm0);
writel(1, ALARM0_DAY_SET_REG);
writel(1, RTC_HH_MM_SS_REG); //set 1 second corresponding to normal mode
writel(1, ALM0_EN);
writel(1, ALM_CONFIG); //NMI output
while(!readl(ALM0_IRQ_STA));
writel(1, ALM0_IRQ_EN);
while(readl(ALM0_IRQ_STA));
```

8.1.5.4 CLK24M Fanout

To fanout CLK24M clock though REFCLK-OUT pin, configure the CLK_REQ_ENB bit (bit [31]) of DCXO_CTRL_REG register.

8.1.6 Register List

Module Name	Base Address
RTC	0x07090000

Register Name	Offset	Description
VDD_RTC Power Domain		
LOSC_CTRL_REG	0x0000	Low Oscillator Control Register
LOSC_AUTO_SWT_STA_REG	0x0004	LOSC Auto Switch Status Register
INTOSC_CLK_PRESCAL_REG	0x0008	Internal OSC Clock Prescalar Register
RTC_DAY_REG	0x0010	RTC Year-Month-Day Register
RTC_HH_MM_SS_SET_REG	0x0014	RTC Hour-Minute-Second Register
ALARM0_DAY_SET _REG	0x0020	Alarm 0 Counter Register
ALARM0_HH_MM_SS_SET_REG	0x0024	Alarm0 Hour-Minute-Second Set Register
ALARM0_ENABLE_REG	0x0028	Alarm 0 Enable Register
ALARM0_IRQ_EN	0x002C	Alarm 0 IRQ Enable Register
ALARM0_IRQ_STA_REG	0x0030	Alarm 0 IRQ Status Register
ALARM0_CONFIG_REG	0x0050	Alarm 0 Configuration Register
32K_FOUT_CTRL_GATING_REG	0x0060	32K Fanout Control Register
GP_DATA_REG	0x0100+N *0x0004	General Purpose Register (N=0~7)
FBOOT_INFO_REG0	0x0120	Fast Boot Info Register0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
FBOOT_INFO_REG1	0x0124	Fast Boot Info Register1
DCXO_CTRL_REG	0x0160	DCXO Control Register
VDD_RTC_REG	0x0190	VDD RTC Regulate Register
IC_CHARA_REG	0x01F0	IC Characteristic Register
VDD_OFF_GATING_CTRL_REG	0x01F4	VDD Off Gating Control Register
EFUSE_HV_PWRSWT_CTRL_REG	0x0204	Efuse High Voltage Power Switch Control Register
VDD_SYS Power Domain		
RTC_SPI_CLK_CTRL_REG	0x0310	RTC SPI Clock Control Register

8.1.7 Register Description

8.1.7.1 0x0000 LOSC Control Register (Default Value: 0x0000_4010)

Offset:0x0000			Register Name: LOSC_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:16	W	0x0	KEY_FIELD. Key Field. This field should be filled with 0x16AA, and then the bit 0 and bit 1 can be written with the new value.
15	R/W	0x0	LOSC_AUTO_SWT_FUNCTION. LOSC Auto Switch Function Disable 0: Enable 1: Disable.
14	R/W	0x1	LOSC_AUTO_SWT_32K_SEL_EN. LOSC auto switch 32K clk source sel enable. 0: Disable, when losc lost, 32k clk source will not change to RC 1: Enable, when losc lost, 32k clk source will change to RC(LOSC_SRC_SEL will be changed from 1 to 0)
13:9	/	/	/
8	R/W	0x0	RTC_HHMMSS_ACCE RTC Hour Minute Second access After writing the RTC HH-MM-SS Register, this bit is set and it will be cleared until the real writing operation is finished. After writing the RTC HH-MM-SS Register, the RTC HH-MM-SS Register will be refreshed for at most one second. Note: Make sure that the bit is 0 for time configuration.

Draft Version

Offset:0x0000			Register Name: LOSC_CTRL_REG
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	RTC_DAY_ACCE RTC DAY access After writing the RTC DAY register, this bit is set and it will be cleared until the real writing operation is finished. After writing the RTC DAY register, the DAY register will be refreshed for at most one second. Note: Make sure that the bit is 0 for time configuration.
6:5	/	/	
4	R/W	0x1	EXT_LOSC_EN. External 32768Hz Crystal Enable. 0: disable 1: enable
3:2	R/W	0x0	EXT_LOSC_GSM External 32.768 kHz Crystal GSM 00: Low 01: / 10: / 11: High When GSM is changed, the 32K oscillation circuit will arise transient instability. If the autoswitch function (bit 15) is enabled, 32K changes to RC16M with certain probability. The GSM can influence the time of 32K starting oscillation, the more the GSM, the shorter the time of starting oscillation. So modifying GSM is not recommended. If you need to modify the GSM, firstly disable the auto switch function (bit 15), with a delay of 50 us, then change the GSM, the 32K clock source is changed to external clock.
1	R/W	0x0	RTC_SRC_SEL RTC_TIMER Clock source Select 'N' is the value of Internal OSC Clock Prescalar register. 0: LOSC_SRC 1:24MDIV32K Before setting this bit to 1, write 1 to the bit16 of the 32K_FOUT_CTRL_GATING_REG register.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0000			Register Name: LOSC_CTRL_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	LOSC_SRC_SEL LOSC Clock Source Select 0: Low frequency clock from 16M RC 1: External 32.768 kHz LOSC

NOTE

If the bit [8:7] of LOSC_CTRL_REG is set, the RTC HH-MM-SS, DD and ALARM DD-HH-MM-SS register cannot be written.

8.1.7.2 0x0004 LOSC Auto Switch Status Register (Default Value: 0x0000_0000)

Offset:0x0004			Register Name: LOSC_AUTO_SWT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R	0x0	EXT_LOSC_STA Work only when the auto switch function is enabled. 0: External 32.768 kHz OSC work normally 1: External 32.768 kHz OSC work abnormally
1	R/W1C	0x0	LOSC_AUTO_SWT_PEND LOSC auto switch pending 0: No effect 1: Auto switch pending, it means LOSC_SRC_SEL is changed from 1 to 0. Setting 1 to this bit will clear it.
0	R	0x0	LOSC_SRC_SEL_STA Checking LOSC clock source status 0: Low frequency clock from 16M RC 1: External 32.768 kHz OSC

8.1.7.3 0x0008 Internal OSC Clock Prescalar Register (Default Value: 0x0000_000F)

Offset:0x0008			Register Name: INTOSC_CLK_PRESCAL_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0008			Register Name: INTOSC_CLK_PRESCAL_REG
Bit	Read/Write	Default/Hex	Description
4:0	R/W	0xF	INTOSC_32K_CLK_PRESCAL Internal OSC 32K Clock Prescalar value N The clock output = Internal RC/32/N. 00000: 1 00001: 2 00002: 3 ..... 11111: 32

8.1.7.4 0x0010 RTC Year-Month-DAY Register (Default Value: UDF)

Offset:0x0010			Register Name: RTC_DAY_REG
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	UDF	DAY Set Day Range from 0 to 65535.

8.1.7.5 0x0014 RTC Hour-Minute-Second Register (Default Value: UDF)

Offset:0x0014			Register Name: RTC_HH_MM_SS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	UDF	HOUR Set hour Range from 0 to 23.
15:14	/	/	/
13:8	R/W	UDF	MINUTE Set minute Range from 0 to 59.
7:6	/	/	/
5:0	R/W	UDF	SECOND Set second Range from 0 to 59.

8.1.7.6 0x0020 Alarm 0 Day Setting Register (Default Value: 0x0000_0000)

Offset:0x0020			Register Name: ALARM0_DAY_SET_REG
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0020			Register Name: ALARM0_DAY_SET_REG
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x0	ALARM0_COUNTER Alarm 0 Counter is based on Day.

8.1.7.7 0x0024 Alarm0 Hour-Minute-Second Set Register (Default Value: UDF)

Offset:0x0024			Register Name: ALARM0_HH_MM_SS_SET_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	UDF	HOUR Current hour Range from 0 to 23.
15:14	/	/	/
13:8	R/W	UDF	MINUTE Current minute Range from 0 to 59.
7:6	/	/	/
5:0	R/W	UDF	SECOND Current second Range from 0 to 59.

8.1.7.8 0x0028 Alarm 0 Enable Register (Default Value: 0x0000_0000)

Offset:0x0028			Register Name: ALARM0_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	ALM_0_EN Alarm 0 Enable 0: Disable 1: Enable

8.1.7.9 0x002C Alarm 0 IRQ Enable Register (Default Value: 0x0000_0000)

Offset:0x002C			Register Name: ALARM0_IRQ_EN
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	ALARM0_IRQ_EN Alarm 0 IRQ Enable 0: Disable 1: Enable

Draft Version
ALLWINNER

8.1.7.10 0x0030 Alarm 0 IRQ Status Register (Default Value: 0x0000_0000)

Offset:0x0030			Register Name: ALARM0_IRQ_STA_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W1C	0x0	ALARM0_IRQ_PEND Alarm 0 IRQ Pending bit 0: No effect 1: Pending, alarm 0 counter value is reached If alarm 0 IRQ enable is set to 1, the pending bit will be sent to the interrupt controller.

8.1.7.11 0x0050 Alarm 0 Configuration Register (Default Value: 0x0000_0000)

Offset:0x0050			Register Name: ALARM0_CONFIG_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	ALARM_WAKEUP Configuration of alarm wake up output 0: Disable alarm wake up output 1: Enable alarm wake up output

8.1.7.12 0x0060 32K Fanout Control Register (Default Value: 0x0000_0000)

Offset:0x0060			Register Name: 32K_FOUT_CTRL_GATING_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	HOSC_TO_32K_DIVIDER_ENABLE 1: Enable the HOSC 24M to 32k divider circuit 0: Disable the HOSC 24M to 32k divider circuit
15:0	/	/	/

8.1.7.13 0x0100+N*0x0004 General Purpose Register (Default Value: 0x0000_0000)

Offset:0x0100+N*0x0004 (N=0 to 7)			Register Name: GP_DATA_REGN
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	GP_DATA Data [31:0]

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

NOTE

General purpose register 0 to 7 value can be stored if the RTC-VIO is larger than 0.7 V.

8.1.7.14 0x0120 Fast Boot Information Register0 (Default Value: 0x0000_0000)

Offset:0x0120			Register Name: FBOOT_INFO_REG0
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	FBOOT_INFO0 Fast Boot info Fast Boot Information 0, refer to section 3.1.3.3 Fast Boot Process.

8.1.7.15 0x0124 Fast Boot Information Register1 (Default Value: 0x0000_0000)

Offset:0x0124			Register Name: FBOOT_INFO_REG1
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	FBOOT_INFO1 Fast Boot info Fast Boot Information 1, refer to section 3.1.3.3 Fast Boot Process.

8.1.7.16 0x0160 DCXO Control Register (Default Value: 0x883F_10F7)

Offset:0x0160			Register Name: DCXO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x1	CLK_REQ_ENB Clock REQ enable 0: Enable DCXO wake up function 1: Disable DCXO wake up function
30:28	/	/	/
27:24	R/W	0x8	DCXO_ICTRL DCXO current control value
23	/	/	/
22:16	R/W	0x3F	DCXO_TRIM DCXO cap array value The capacity cell is 55 fF.
15:13	/	/	/
12:8	R/W	0x10	Reserved
7	R/W	0x1	DCXO_LDO_INRUSHB DCXO LDO driving capacity signal, active high

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0160			Register Name: DCXO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
6	R/W	0x1	XTAL_MODE Xtal mode enable signal, active high 0: For external CLK input mode 1: For normal mode
5:4	R/W	0x3	DCXO_RFCLK_ENHANCE DCXO RFCLK enhance Enhance driving capacity of output OUT_RF_REFCLK, 0x0 for 5 pF, 0x1 for 10 pF, 0x2 for 15 pF, 0x3 for 20 pF.
3	/	/	/
2	R/W	0x1	Reserved
1	R/W	0x1	DCXO_EN DCXO enable 1: Enable 0: Disable
0	R/W	0x1	CLK16M_RC_EN 1: Enable 0: Disable The related register configuration is necessary to ensure the reset debounce circuit has a stable clock source. The first time SoC starts up, by default, the reset debounce circuit of SoC uses 32K divided by RC16M. In power-off, software reads the related bit to ensure whether EXT32K is working normally, if it is normal, first switch the clock source of debounce circuit to EXT32K, then close RC16M. Without EXT32K scenario or external RTC scenario, software confirms firstly whether EXT32K is working normally before switching, or software does not close RC16M.

8.1.7.17 0x0190 RTC_VIO Regulation Register (Default Value: 0x0000_0003)

Offset:0x0190			Register Name: RTC_VIO_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
4	R/W	0x0	V_SEL VDD Select 0: Resistance divider 1: Band gap

Draft Version

Offset:0x0190			Register Name: RTC_VIO_REG
Bit	Read/Write	Default/Hex	Description
3	/	/	/
2:0	R/W	0x3	RTC_VIO_REGU RTC_VIO Voltage Select The RTC-VIO is provided power for RTC digital part. These bits are useful for regulating the RTC_VIO from 0.65 V to 1.3 V. 000: 1.0 V 001: 0.65 V 010: 0.7 V 011: 0.8 V 100: 0.9 V 101: 1.1 V 110: 1.2 V 111: 1.3 V

8.1.7.18 0x01F0 IC Characteristic Register (Default Value: 0x0000_0000)

Offset:0x01F0			Register Name: IC_CHARA_REG
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	KEY_FIELD Key Field The field should be written as 0x16AA. Writing any other value in this field aborts the write-operation.
15:0	R/W	0x0	ID_DATA Return 0x16AA only if the KEY_FIELD is set as 0x16AA when read those bits, otherwise return 0x0.

8.1.7.19 0x01F4 VDD Off Gating Control Register (Default Value: 0x0000_0029)

Offset:0x01F4			Register Name: VDD_OFF_GATING_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:16	W	0x0	KEY_FIELD Key Field This field should be filled with 0x16AA, and then the bit 15 can be configured.
15	WAC	0x0	PWROFF_GAT_RTC_CFG (FOR DEBUG USE ONLY) Power off gating control signal When use VDD_SYS to RTC isolation software control, write this bit to 1. It will only be cleared by resetb release.
14:12	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x01F4			Register Name: VDD_OFF_GATING_CTRL_REG
Bit	Read/Write	Default/Hex	Description
11:4	R/W	0x2	VCCIO_DET_SPARE Bit [7:5]: Reserved, default=0 Bit [4]: Bypass debounce circuit, default=0 Bit [3]: Enable control, default=0 0: Disable VCC-IO detection 1: Force the detection output Bit [2:0]: Gear adjustment 000: Detection threshold is 2.5 V 001: Detection threshold is 2.6 V 010: Detection threshold is 2.7 V (default) 011: Detection threshold is 2.8 V 100: Detection threshold is 2.9 V 101: Detection threshold is 3 V 110: N/A 111: N/A
3	R/W	0x1	POR_RST_OUT_EN POR Reset Output Enable 0: Disable 1: Enable
2	/	/	/
1	R/W	0x0	VDDSYS_DET_BYPASS_EN VDDSYS detect bypass enable 0: Not bypass 1: Bypass
0	R/W	0x1	VCCIO_DET_BYPASS_EN 0: Not bypass 1: Bypass

8.1.7.20 0x0204 Efuse High Voltage Power Switch Control Register (Default Value: 0x0000_0000)

Offset:0x0204			Register Name: EFUSE_HV_PWRSWT_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	EFUSE_1.8V_POWER_SWITCH_CONTROL 1: Open power switch 0: Close power switch

8.1.7.21 0x0310 RTC SPI Clock Control Register (Default Value: 0x0000_0009)

Offset:0x0310			Register Name: RTC_SPI_CLK_CTRL_REG
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Offset:0x0310			Register Name: RTC_SPI_CLK_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	RTC REG CFG SPI Clock Gating 0: Gating 1: Not Gating Before configuring RTC register, the clock divider of SPI needs be configured firstly, then clock gating needs be enabled. Note: Frequency division and clock gating cannot be set at the same time.
30:5	/	/	/
4:0	R/W	0x9	RTC REG CFG SPI Clock Divider: M Actual SPI Clock = AHBS1/(M+1), (0 to 15) The default frequency of AHBS1 is 200 MHz, and the default frequency of SPI Clock is 20 MHz. Note: The SPI clock cannot exceed 50 MHz, or else the RTC register may be abnormal.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

9 Memory Controllers

9.1 SDRAM Controller (DRAMC)

The DRAMC provides a simple, flexible, burst-optimized interface to all industy-standard DDR2/DDR3/DDR3L SDRAM. It supports up to a 1GB memory address space.

The DRAMC automatically handles memory management, initialization, and refresh operations. It gives the host CPU a simple command interface, hiding details of the required address, page, and burst handling procedures. All memory parameters are runtime-configurable, including timing, memory setting, SDRAM type, and Extended-Mode-Register settings.

The DRAMC has the following features:

- Supports 16-bit one channel
- Supports 2 Chip Select
- Supports external DDR2/DDR3/DDR3L SDRAM
- Supports clock frequency up to 533 MHz for DDR2
- Supports clock frequency up to 792 MHz for DDR3/DDR3L

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

9.2 SD/MMC Host Controller (SMHC)

9.2.1 Overview

The SMHC (SD-MMC Host controller) can be configured to support Secure Digital memory (SD Memory), UHS-I Card, Secure Digital I/O (SDIO), Multimedia Cards (MMC), and eMMC.

The SMHC has the following features:

- Three SD/MMC Host Controller (SMHC) interfaces
  - SMHC0, compliant with the protocol Secure Digital Memory (up to SD3.0)
  - SMHC1, compliant with the protocol Secure Digital I/O (up to SDIO3.0)
  - SMHC2, compliant with the protocol Multimedia Card (up to eMMC5.1)
  - Supports one SD (Verson1.0 to 3.0) or MMC (Verson3.3 to 5.1)
- The SMHC0 and the SMHC1 support the following:
  - 1-bit or 4-bit data width
  - Maximum performance:
    - SDR mode 150 MHz@1.8 V IO pad
    - DDR mode 50 MHz@1.8 V IO pad
    - SDR mode 50 MHz@3.3 V IO pad
- The SMHC2 supports the following:
  - 1-bit or 4-bit data width
  - Supports HS200 mode
  - Maximum performance:
    - SDR mode 150 MHz@1.8V IO pad
    - SDR mode 50 MHz@3.3V IO pad
    - DDR mode 50 MHz@3.3V IO pad
- Supports block size of 1 to 65535 bytes
- Supports hardware CRC generation and error detection
- Supports eMMC boot operation and alternative boot operation
- Supports Command Completion signals and interrupts to host processor, and Command Completion signal disable feature
- Programmable baud rate
- Descriptor-based internal DMA controller
- Internal 1K Bytes FIFO for data transfer

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

9.2.2 Block Diagram

The following figure shows a block diagram of the SMHC.

Figure 9-1 SMHC Block Diagram



SMHC contains the following sub-blocks:

Table 9-1 SMHC Sub-blocks

Sub-block	Description
Register	It is used to configure the control signal for reading or writing the SD/SDIO/eMMC.
DMAC	The DMA controller that controls the data transfer between the memory and SMHC.
FIFO	A buffer for the data stream between the memory and the SMHC asynchronous clock domain.
SYNC	It synchronizes the signals from the AHB clock domain to the SMHC clock domain.
CMD Path	It sends commands to or receives commands from the SD/SDIO/eMMC.
Data Path	It consists of Data TX and Data RX sub-modules. The Data TX sends data blocks and the CRC codes to the SD/SDIO/eMMC. The Data RX receives data blocks and the CRC codes from the SD/SDIO/eMMC.

9.2.3 External Signals

The following table describes the external signals of SMHC.

Table 9-2 SMHC External Signals

Signal Name	Description	Type
SMHC0		
SDC0-CMD	SD Card Command Output/Response Input	I/O, OD
SDC0-CLK	SD Card Clock Output	O
SDC0-D0	SD Card Data Input/ Output 0	I/O

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Signal Name	Description	Type
SDC0-D1	SD Card Data Input/ Output 1	I/O
SDC0-D2	SD Card Data Input/ Output 2	I/O
SDC0-D3	SD Card Data Input/ Output 3	I/O
SMHC1		
SDC1-CMD	SDIO WIFI Command Output/Response Input	I/O, OD
SDC1-CLK	SDIO WIFI Clock Output	O
SDC1-D0	SDIO WIFI Data Input/ Output 0	I/O
SDC1-D1	SDIO WIFI Data Input/ Output 1	I/O
SDC1-D2	SDIO WIFI Data Input/ Output 2	I/O
SDC1-D3	SDIO WIFI Data Input/ Output 3	I/O
SMHC2		
SDC2-CMD	eMMC Command Output/Response Input	I/O, OD
SDC2-CLK	eMMC Clock Output	O
SDC2-D0	eMMC Data Input/ Output 0	I/O
SDC2-D1	eMMC Data Input/ Output 1	I/O
SDC2-D2	eMMC Data Input/ Output 2	I/O
SDC2-D3	eMMC Data Input/ Output 3	I/O
SDC2-RST	eMMC Reset	O

9.2.4 Functional Description

9.2.4.1 Data Path

The SMHC and SD/SDIO/eMMC contains the following interface buses: CLK, CMD, and DATA 1/4. During one clock cycle, the SMHC can transmit one bit command with one or two bits data in 1-ch DATA mode, or four or eight bits data in 4-ch DATA mode. The CMD is a bidirection channel for initializing the SD/SDIO/eMMC and transmitting commands. It can work in both the open-drain mode and push-pull mode. The DATA is also a bidirection channel. It works in the push-pull mode.

- Reading Data from the SD/SDIO/eMMC

The register configures the signals for the read operation, and synchronizes the signals to the SMHC clock domain. Then the Data RX reads data from the SD/SDIO/eMMC via the CLK/CMD/DATA interface buses and writes the data in the FIFO. After that, the DMAC transfers the data from the FIFO to the memory.

- Writing Data to the SD/SDIO/eMMC

The register configures the signals for the write operation, and synchronize the signals to the SMHC clock domain. Then the DMAC reads data from the memory and writes the data to the FIFO. After that, the Data TX reads the data from the FIFO and writes the data to the SD/SDIO/eMMC via the CLK/CMD/DATA interface buses.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

9.2.4.2 Package Format

Data transfer over the SD/SDIO/eMMC bus is based on command and data bitstreams that are initiated by a start bit and terminated by a stop bit. There are three types of SD/SDIO/eMMC packets: command token, response token, and data packet.

Command Tokens

The command token starts an operation. A command is sent from the host to a device. It is transferred serially on the CMD line. Command tokens have the following coding scheme:

Figure 9-2 Command Token Format



Each command token has 48 bits, preceded by a start bit ('0') and succeeded by an end bit ('1'). To detect transmission errors, each token is protected by CRC bits.

Response Tokens

After receiving a command, the card returns a 48-bit or 136-bit response based on the command type.

A response token is sent from the device to the host as an answer to a previously received command. It is transferred serially on the CMD line.

Figure 9-3 Response Token Format



Draft Version

Data Packet

NOTE

This device does not support the bus width of 8 bits

Data can be transferred from the device to the host or vice versa. Data are transferred via the data lines.

Figure 9-4 Data Packet Format for SDR



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 9-5 Data Packet Format for DDR

4 Bits Bus DDR (DAT3 – DAT0 used)



8 Bits Bus DDR (DAT7 – DAT0 used)



Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

NOTE

- Bytes data are not interleaved but CRCs are interleaved.
- Start and end bits are only valid on the rising edge (“X” indicates “undefined”).

9.2.4.3 Data Transfer

Data transfers to or from the SD/eMMC card are done in blocks. Single and multiple block operations are widely used during data transfer.

The following figure shows the single-block and multi-block read operation.

Figure 9-6 Single-Block and Multi-Block Read Operation



The following figure shows the single-block and multi-block write operation.

Figure 9-7 Single-Block and Multi-Block Read Operation



9.2.4.4 Internal DMA Controller

The SMHC has an internal DMA controller (IDMAC) to transfer data between the host memory and SMHC port. With a descriptor, the IDMAC can efficiently move data from the source to destination by automatically loading the next DMA transfer arguments, which needs less CPU intervention.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Before transferring data in the IDMAC, the host driver should construct a descriptor list, configure arguments of every DMA transfer, and then launch the descriptor and start the DMA.

The IDMAC has an interrupt controller. When enabled, it generates an interrupt to the HOST CPU in situations such as data transmission is completed or some error happens.

IDMAC Descriptor Structure

The IDMAC uses a descriptor with a chain structure, and each descriptor points to a unique buffer and the next descriptor.

The following figure shows the internal formats of a descriptor.

Figure 9-8 IDMAC Descriptor Structure Diagram



This figure illustrates the internal formats of a descriptor. The descriptor address must be aligned to the bus width used for 32-bit buses. Each descriptor contains 16 bytes of control and status information.

DES0 corresponds to the [31:0] bits, DES1 corresponds to the [63:32] bits, DES2 corresponds to the [95:64] bits, and DES3 corresponds the [127:96] bits in a descriptor.

The following table shows the bit definition of DES0.

Table 9-3 DES0 Definition

Bits	Name	Description
31	HOLD	DES_OWN_FLAG When set, this bit indicates that the descriptor is owned by the IDMAC. When this bit is reset, it indicates that the descriptor is owned by the host. This bit is cleared when the transfer is over.
30	ERROR	ERR_FLAG When some errors happen in transfer, this bit will be set to 1.
29:5	/	/
4	Chain Flag	CHAIN_MOD When set to 1, this bit indicates that the second address in the descriptor is the next descriptor address. It must be set to 1.
3	First DES Flag	FIRST_FLAG When set to 1, this bit indicates that this descriptor contains the first buffer of data. It must be set to 1 in the first DES.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bits	Name	Description
2	Last DES Flag	LAST_FLAG When set to 1, this bit indicates that the buffers this descriptor points to are the last data buffer.
1	Disable Interrupt on completion	CUR_TXRX_OVER_INT_DIS When set to 1, this bit will prevent the setting of the TX/RX interrupt bit of the IDMAC status register for data that ends in the buffer the descriptor points to.
0	/	/

The following table shows the bit definition of DES1.

Table 9-4 DES1 Definition

Bits	Name	Description
31:13	/	/
12:0	Buffer size	BUFF_SIZE The bits indicate the data buffer byte size, which must be a multiple of 4 bytes. If this field is 0, the DMA ignores this buffer and proceeds to the next descriptor.

The following table shows the bit definition of DES2.

Table 9-5 DES2 Definition

Bits	Name	Descriptor
31:0	Buffer address pointer	BUFF_ADDR The bits indicate the physical address of the data buffer. It is a word (4 bytes) address.

The following table shows the bit definition of DES3.

Table 9-6 DES3 Definition

Bits	Name	Descriptor
31:0	Next descriptor address	NEXT_DESP_ADDR The bits indicate the pointer to the physical memory where the next descriptor is present. It is a word (4 bytes) address.

9.2.4.5 Timing Specifications

Refer to the following relative specifications:

- Physical Layer Specification Ver3.00 Final
- SDIO Specification Ver2.00
- Multimedia Cards (MMC (b)version 4.2)
- JEDEC Standard (b)JESD84-44, Embedded Multimedia Card (eMMC) Card Product Standard

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- JEDEC Standard (b)JESD84-B45, Embedded Multimedia Card (eMMC) Electrical Standard (4.5 Device)
- JEDEC Standard (b)JESD84-B50, Embedded Multimedia Card (eMMC) Electrical Standard (5.0)

9.2.4.6 Phase Offset of the Command and Data

You can configure the phase offset of the command and data by the SMHC_DRV_DL register.

SDR Mode

The following figure shows the phase offset of SDR command and data.

Figure 9-9 Phase Offset of Command and Data in SDR Mode



Table 9-7 Phase Offset of Command and Data in SDR Mode

Drive Delay	Command	Data
0	The command is updated in 90° clock position	The data is updated in 90° clock position
1	The command is updated in 180° clock position	The data is updated in 180° clock position

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

DDR4 Mode

The following figure shows the phase offset of DDR4 command and data.

Figure 9-10 Phase Offset of Command and Data in DDR4 Mode (SMHC_NTSR [31] = 0)



Table 9-8 Phase Offset of Command and Data in DDR4 Mode

Drive Delay	Command	Data
0	The command is updated in 90° clock position	The data is updated in 90° clock position
1	The command is updated in 180° clock position	The data is updated in 0° or 180° clock position

DDR4 (2x) Mode

The following figure shows the phase offset of DDR4 (2x mode) command and data.

Figure 9-11 Phase Offset of Command and Data in DDR4 (2x Mode) (SMHC_NTSR [31] = 1)



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Table 9-9 Phase Offset of Command and Data in DDR4 (2x) Mode

Drive Delay	Command	Data
0	The command is updated in 45° clock position	The data is updated in 45° clock position
1	The command is updated in 90° clock position	The data is updated in 90° clock position

9.2.5 Programming Guidelines

9.2.5.1 Initialization

Before data and commands are exchanged between a card and the SMHC, the SMHC needs to be initialized. Follow the steps below to initialize the SMHC:

Step 1 Configure the corresponding GPIO register as an SMHC in the section 15.6 GPIO; reset clock by writing 1 to SMHCx_BGR_REG [SMHCx_RST](x=0, 1, or 2), and open clock gating by writing 1 to SMHCx_BGR_REG [SMHCx_GATING] (x=0, 1, or 2); select clock sources and set the division factor by configuring the SMHCx_CLK_REG (x = 0, 1, or 2) register.

Step 2 Configure SMHC_CTRL to reset the FIFO and controller, and enable the global interrupt; configure SMHC_INTMASK to 0xFFCE to enable the common interrupts and the interrupts caused by error/anomaly, and then register the interrupt function.

Step 3 Configure SMHC_CLKDIV to open clock for devices. Configure SMHC_CMD as the change clock command (for example 0x80202000). Send the update clock command to deliver clock to devices.

Step 4 Configure SMHC_CMD as a normal command. Configure SMHC_CMDARG to set command parameters. Configure SMHC_CMD to set parameters like the command sequence, the response receive, the response type, the response length, the response types to send the commands. According to the initialization process in the protocol, you can finish SMHC initialization by sending the corresponding command one by one.

9.2.5.2 Single-block Write (CMD24)

To write a single block of data, follow the steps below:

Step 1 Write 0x1 to SMHC_CTRL [DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.

Step 2 Configure SMHC_FIFOTH to determine the burst size and TX/RX trigger level. For example, if SMHC_FIFOTH is configured as 0x300F00F0, it indicates the burst size is 16,

Draft Version

TX_TL is 15, and RX_TL is 240. Configure SMHC_DLBA to determine the start address of the DMA descriptor.

Step 3 To write one block data to sector1, configure SMHC_BYTCNT[BYTE_CNT] to 0x200 and configure the descriptor according to the data size; set the data sector address of CMD24 (Single Data Block Write) to 0x1, write 0x80002758 to SMHC_CMD, and send CMD24 command to write data to the device.

Step 4 Check whether SMHC_RINTSTS[CC] is 1. If yes, the command is sent successfully; otherwise, continue to wait until timeout, and then exit the process.

Step 5 Check whether SMHC_IDST[TX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to SMHC_IDST to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.

Step 6 Check whether SMHC_RINTSTS[DTC] is 1. If yes, the data transfer and CMD24 writing operations are completed. Otherwise, anomaly occurs. Read SMHC_RINTSTS and SMHC_STATUS to query the existing anomaly.

Step 7 Send CMD13 command to query whether the device writing operation is completed and returns to the idle status. For example, device RCA is 0x1234, first set SMHC_CMDARG to 0x12340000, write 0x8000014D to SMHC_CMD, go to step4 to ensure command transfer is completed, and then check whether the bit8 of SMHC_RESP0 (CMD13 response) is 1. If yes, the device is in the idle status, and the next command can be sent. Otherwise, the device is in the busy status. Continue to send CMD13 to wait for the device to enter the idle status until timeout.

9.2.5.3 Single-block Read (CMD17)

To read a single block of data, follow the steps below:

Step 1 Write 0x1 to SMHC_CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.

Step 2 Configure SMHC_FIFOTH to determine the burst size and TX/RX trigger level. For example, if SMHC_FIFOTH is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure SMHC_DLBA to determine the start address of the DMA descriptor.

Step 3 To read one block data from sector1, configure SMHC_BYTCNT[BYTE_CNT] to 0x200 and configure the descriptor according to the data size; set the data sector address of CMD17 command (Single Data Block Read) to 0x1, write 0x80002351 to SMHC_CMD, and send CMD17 command to read data from the device to DRAM/SRAM.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 4 Check whether SMHC_RINTSTS[CC] is 1. If yes, the command is sent successfully; otherwise, continue to wait until timeout, and then exit the process.

Step 5 Check whether SMHC_IDST[RX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to SMHC_IDST to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.

Step 6 Check whether SMHC_RINTSTS[DTC] is 1. If yes, data transfer and CMD17 reading operation are completed. Otherwise, anomaly occurs. Read SMHC_RINTSTS and SMHC_STATUS to query the existing abnormity.

9.2.5.4 Open-ended Multiple-Block Write (CMD25+Auto CMD12)

To write open-ended multiple data blocks, follow the steps below:

Step 1 Write 0x1 to SMHC_CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.

Step 2 Configure SMHC_FIFOTH to determine the burst size and TX/RX trigger level. For example, if SMHC_FIFOTH is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure SMHC_DLBA to determine the start address of the DMA descriptor.

Step 3 To write three blocks of data to sectors begin with sector0, configure SMHC_BYTCNT[BYTE_CNT] to 0x600 and configure the descriptor according to the data size; set the data sector address of CMD25 command (Multiple Data Blocks Write) to 0x0, write 0x80003759 to SMHC_CMD, and send CMD25 command to read data from the device to DRAM/SRAM.

Step 4 Check whether SMHC_RINTSTS[CC] is 1. If yes, the command is sent successfully; otherwise, continue to wait until timeout, and then exit the process.

Step 5 Check whether SMHC_IDST[TX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to SMHC_IDST to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.

Step 6 Check whether SMHC_RINTSTS[ACD] and SMHC_RINTSTS[DTC] are both 1. If yes, the data transfer, CMD12 transfer, and CMD25 writing operations are completed. Otherwise, abnormity exists. Read SMHC_RINTSTS and SMHC_STATUS to query the existing abnormity.

Step 7 Send CMD13 command to query whether the device writing operation is completed and returns to the idle status. For example, device RCA is 0x1234, first set SMHC_CMDARG to 0x12340000, write 0x8000014D to SMHC_CMD, go to step4 to ensure command transfer

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

completed, and then check whether the bit8 of SMHC_RESP0 (CMD13 response) is 1. If yes, the device is in the idle status, and the next command can be sent. Otherwise, the device is in the busy status. Continue to send CMD13 to wait for the device to enter the idle status until timeout.

9.2.5.5 Open-ended Multiple-block Read (CMD18+Auto CMD12)

To read open-ended multiple data blocks, follow the steps below:

Step 1 Write 0x1 to SMHC_CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.

Step 2 Configure SMHC_FIFOTH to determine the burst size and TX/RX trigger level. For example, if SMHC_FIFOTH is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure SMHC_DLBA to determine the start address of the DMA descriptor.

Step 3 To read three blocks of data from sectors begin with sector0, configure SMHC_BYTCNT[BYTE_CNT] to 0x600 and configure the descriptor according to the data size; set the data sector address of CMD18 command (Multiple Data Blocks Read) to 0x0, write 0x80003352 to SMHC_CMD, and send CMD18 command to read data to the device. When the data transfer is completed, CMD12 will be sent automatically.

Step 4 Check whether SMHC_RINTSTS[CC] is 1. If yes, the command is sent successfully; otherwise, continue to wait until timeout, and then exit the process.

Step 5 Check whether SMHC_IDST[RX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to SMHC_IDST to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.

Step 6 Check whether SMHC_RINTSTS[ACD] and SMHC_RINTSTS[DTC] are both 1. If yes, data transfer, CMD12 transfer, and CMD18 reading operation are completed. Otherwise, abnormity exists. Read SMHC_RINTSTS and SMHC_STATUS to query the existing abnormity.

9.2.5.6 Pre-Defined Multiple-Block Write (CMD23+CMD25)

To write pre-defined multiple data blocks, follow the steps below:

Step 1 Write 0x1 to SMHC_CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 2 Configure SMHC_FIFOTH to determine the burst size and TX/RX trigger level. For example, if SMHC_FIFOTH is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure SMHC_DLBA to determine the start address of the DMA descriptor.

Step 3 To write three blocks of data, configure SMHC_CMDARG to 0x3 to specify the number of data blocks as three. Then write 0x80000157 to SMHC_CMD to send the CMD23 command. Check whether SMHC_RINTSTS[CC] is 1. If yes, the command is sent successful; otherwise, continue to wait until timeout, and then exit the process.

Step 4 Configure SMHC_BYTCNT[BYTE_CNT] to 0x600 and configure the descriptor according to the data size; set the data sector address of CMD25 command (Multiple Data Blocks Write) to 0x0, write 0x80002759 to SMHC_CMD, and send CMD25 command to write data to the device.

Step 5 Check whether SMHC_RINTSTS[CC] is 1. If yes, the command is sent successful; otherwise, continue to wait until timeout, and then exit the process.

Step 6 Check whether SMHC_IDST[TX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to SMHC_IDST to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.

Step 7 Check whether SMHC_RINTSTS[DTC] is 1. If yes, the data transfer and CMD25 writing operations are completed. Otherwise, abnormity exists. Read SMHC_RINTSTS and SMHC_STATUS to query the existing abnormity.

Step 8 Send CMD13 command to query whether the device writing operation is completed and returns to the idle status. For example, device RCA is 0x1234, first set SMHC_CMDARG to 0x12340000, write 0x8000014D to SMHC_CMD, go to step5 to ensure command transfer completed, and then check whether the bit8 of SMHC_RESP0 (CMD13 response) is 1. If yes, the device is in the idle status, and the next command can be sent. Otherwise, the device is in the busy status. Continue to send CMD13 to wait for the device to enter the idle status until timeout

9.2.5.7 Pre-Defined Multiple-Block Read (CMD23+CMD18)

To read pre-defined multiple data blocks, follow the steps below:

Step 1 Write 0x1 to SMHC_CTRL [DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.

Step 2 Configure SMHC_FIFOTH to determine the burst size and TX/RX trigger level. For example, if SMHC_FIFOTH is configured as 0x300F00F0, it indicates the burst size is 16,

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

TX_TL is 15, and RX_TL is 240. Configure SMHC_DLBA to determine the start address of the DMA descriptor.

Step 3 To read three blocks of data, configure SMHC_CMDARG to 0x3 to specify the number of data blocks as three. Then write 0x80000157 to SMHC_CMD to send the CMD23 command. Check whether SMHC_RINTSTS[CC] is 1. If yes, the command is sent successful; otherwise, continue to wait until timeout, and then exit the process.

Step 4 Configure SMHC_BYTCNT [BYTE_CNT] to 0x600 and configure the descriptor according to the data size; set the data sector address of CMD18 (Multiple Data Blocks Read) to 0x0, write 0x80002352 to SMHC_CMD, and send CMD18 command to read data from device to DRAM/SRAM.

Step 5 Check whether SMHC_RINTSTS[CC] is 1. If yes, the command is sent successful; otherwise, continue to wait until timeout, and then exit the process.

Step 6 Check whether SMHC_IDST[RX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to SMHC_IDST to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.

Step 7 Check whether SMHC_RINTSTS[DTC] is 1. If yes, the data transfer and CMD18 writing operations are completed. Otherwise, abnormity exists. Read SMHC_RINTSTS and SMHC_STATUS to query the existing abnormity.

9.2.6 Register List

Module Name	Base Address
SMHC0	0x04020000
SMHC1	0x04021000
SMHC2	0x04022000

Register Name	Offset	Description
SMHC_CTRL	0x0000	SMHC Control Register
SMHC_CLKDIV	0x0004	SMHC Clock Control Register
SMHC_TMOUT	0x0008	SMHC Timeout Register
SMHC_CTYPE	0x000C	SMHC Bus Width Register
SMHC_BLKSIZ	0x0010	SMHC Block Size Register
SMHC_BYTCNT	0x0014	SMHC Byte Count Register
SMHC_CMD	0x0018	SMHC Command Register
SMHC_CMDARG	0x001C	SMHC Command Argument Register
SMHC_RESP0	0x0020	SMHC Response 0 Register
SMHC_RESP1	0x0024	SMHC Response 1 Register
SMHC_RESP2	0x0028	SMHC Response 2 Register
SMHC_RESP3	0x002C	SMHC Response 3 Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
SMHC_INTMASK	0x0030	SMHC Interrupt Mask Register
SMHC_MINTSTS	0x0034	SMHC Masked Interrupt Status Register
SMHC_RINTSTS	0x0038	SMHC Raw Interrupt Status Register
SMHC_STATUS	0x003C	SMHC Status Register
SMHC_FIFOTH	0x0040	SMHC FIFO Water Level Register
SMHC_FUNS	0x0044	SMHC Function Select Register
SMHC_TBC0	0x0048	SMHC Transferred Byte Count Register 0
SMHC_TBC1	0x004C	SMHC Transferred Byte Count Register 1
SMHC_A12A	0x0058	SMHC Auto Command 12 Argument Register
SMHC_NTSR	0x005C	SMHC New Timing Set Register
SMHC_HWRST	0x0078	SMHC Hardware Reset Register
SMHC_IDMAC	0x0080	SMHC IDMAC Control Register
SMHC_DLBA	0x0084	SMHC Descriptor List Base Address Register
SMHC_IDST	0x0088	SMHC IDMAC Status Register
SMHC_IDIE	0x008C	SMHC IDMAC Interrupt Enable Register
SMHC_THLD	0x0100	SMHC Card Threshold Control Register
SMHC_SFC	0x0104	SMHC Sample FIFO Control Register
SMHC_A23A	0x0108	SMHC Auto Command 23 Argument Register
EMMC_DDR_SBIT_DET	0x010C	SMHC eMMC4.5 DDR Start Bit Detection Control Register
SMHC_EXT_CMD	0x0138	SMHC Extended Command Register
SMHC_EXT_RESP	0x013C	SMHC Extended Response Register
SMHC_DRV_DL	0x0140	SMHC Drive Delay Control Register
SMHC_SAMP_DL	0x0144	SMHC Sample Delay Control Register
SMHC_FIFO	0x0200	SMHC FIFO Register

9.2.7 Register Description

9.2.7.1 0x0000 SMHC Control Register (Default Value: 0x0000_0100)

Offset: 0x0000			Register Name: SMHC_CTRL
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	FIFO_AC_MOD FIFO Access Mode 0: DMA bus 1: AHB bus
30:13	/	/	/

Draft Version

Offset: 0x0000			Register Name: SMHC_CTRL
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	TIME_UNIT_CMD Time unit for command line The time unit is used to calculate the command line time out value defined in RTO_LMT. 0: 1 card clock period 1: 256 card clock period
11	R/W	0x0	TIME_UNIT_DAT Time unit for data line Time unit is used to calculate the data line time out value defined in DTO_LMT. 0: 1 card clock period 1: 256 card clock period
10	R/W	0x0	DDR_MOD_SEL DDR Mode Select 0: SDR mode 1: DDR mode
9	/	/	/
8	R/W	0x1	CD_DBC_ENB Card Detect (Data[3] status) De-bounce Enable 0: Disable de-bounce 1: Enable de-bounce
7:6	/	/	/
5	R/W	0x0	DMA_ENB DMA Global Enable 0: Disable DMA to transfer data via AHB bus 1: Enable DMA to transfer data
4	R/W	0x0	INT_ENB Global Interrupt Enable 0: Disable interrupts 1: Enable interrupts
3	/	/	/
2	R/W	0x0	DMA_RST DMA Reset
1	R/W	0x0	FIFO_RST FIFO Reset 0: No effect 1: Reset the FIFO This bit is auto-cleared after the completion of the reset operation.

Draft Version
ALLWINNER

Offset: 0x0000			Register Name: SMHC_CTRL
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	SOFT_RST Software Reset 0: No effect 1: Reset SD/MMC controller This bit is auto-cleared after the completion of reset operation.

9.2.7.2 0x0004 SMHC Clock Control Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: SMHC_CLKDIV
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	MASK_DATA0 0: Do not mask data0 when update clock 1: Mask data0 when update clock
30:18	/	/	/
17	R/W	0x0	CCLK_CTRL Card Clock Output Control 0: Card clock is always on. 1: Turn off card clock when FSM is in IDLE state.
16	R/W	0x0	CCLK_ENB Card Clock Enable 0: Card Clock is off. 1: Card Clock is on.
15:8	/	/	/
7:0	R/W	0x0	CCLK_DIV Card Clock Divider n: Source clock is divided by 2*n. (n = 0 to 255)

9.2.7.3 0x0008 SMHC Timeout Register (Default Value: 0xFFFF_FF40)

Offset: 0x0008			Register Name: SMHC_TMOUT
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Offset: 0x0008			Register Name: SMHC_TMOUT
Bit	Read/Write	Default/Hex	Description
31:8	R/W	0xffffff	DTO_LMT Data Timeout Limit This field can set the time that the host waits for the data from the device. Ensure to communicate with the device, this field must be set to the maximum that is greater than the time N_{AC}. About the N_{AC}, the explanation is as follows: When Host read data, data transmission from the Device starts after the access time delay N_{AC} beginning from the end bit of the read command (ACMD51, CMD8, CMD17, and CMD18). When the host reads multiple block (CMD18), a next block's data transmission from the Device starts after the access time delay N_{AC} beginning from the end bit of the previous block. When the host writes data, the value is no effect.
7:0	R/W	0x40	RTO_LMT Response Timeout Limit

9.2.7.4 0x000C SMHC Bus Width Register (Default Value: 0x0000_0000)

Offset: 0x000C			Register Name: SMHC_CTYPE
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1:0	R/W	0x0	CARD_WID Card Width 00: 1-bit width 01: 4-bit width 1x: Reserved

9.2.7.5 0x0010 SMHC Block Size Register (Default Value: 0x0000_0200)

Offset: 0x0010			Register Name: SMHC_BLKSIZ
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x200	BLK_SZ Block Size

Draft Version

9.2.7.6 0x0014 SMHC Byte Count Register (Default Value: 0x0000_0200)

Offset: 0x0014			Register Name: SMHC_BYTCNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x200	BYTE_CNT Byte counter The number of bytes to be transferred. It must be integer multiple of Block Size (BLK_SZ) for block transfers.

9.2.7.7 0x0018 SMHC Command Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: SMHC_CMD
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CMD_LOAD Start Command This bit is automatically cleared when the current command is sent. If there is no response error happens, a command complete interrupt bit (CMD_OVER) will be set in the interrupt register. Do not write any other commands until this bit is cleared.
30:29	/	/	/
28	R/W	0x0	VOL_SW Voltage Switch 0: Normal command 1: Voltage switch command, set for CMD11 only.
27	R/W	0x0	BOOT_ABT Boot Abort Setting this bit will terminate the boot operation.
26	R/W	0x0	EXP_BOOT_ACK Expect Boot Acknowledge When the software sets this bit along in mandatory boot operation, the controller expects a boot acknowledge start pattern of 0-1-0 from the selected card.
25:24	R/W	0x0	BOOT_MOD Boot Mode 00: Normal command 01: Mandatory Boot operation 10: Alternate Boot operation 11: Reserved
23:22	/	/	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: SMHC_CMD
Bit	Read/Write	Default/Hex	Description
21	R/W	0x0	PRG_CLK Change Clock 0: Normal command 1: Change Card Clock When this bit is set, the controller will change the clock domain and clock output. No commands will be sent.
20:16	/	/	/
15	R/W	0x0	SEND_INIT_SEQ Send Initialization 0: Normal command sending 1: Send initialization sequence before sending this command.
14	R/W	0x0	STOP_ABT_CMD Stop Abort Command 0: Normal command sending 1: Send *Stop* or *Abort* command to stop the current data transfer in progress. (CMD12, CMD52 for writing I/O Abort in SDIO CCCR)
13	R/W	0x0	WAIT_PRE_OVER Wait for Data Transfer Over 0: Send command at once, does not care about data transferring. 1: Wait for data transfer completion before sending the current command.
12	R/W	0x0	STOP_CMD_FLAG Send Stop CMD Automatically (CMD12) 0: Do not send stop command at the end of the data transfer. 1: Send stop command automatically at the end of the data transfer. If set, the SMHC_RESP1 will record the response of auto CMD12.
11	R/W	0x0	TRANS_MODE Transfer Mode 0: Block data transfer command 1: Stream data transfer command
10	R/W	0x0	TRANS_DIR Transfer Direction 0: Read operation 1: Write operation

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: SMHC_CMD
Bit	Read/Write	Default/Hex	Description
9	R/W	0x0	DATA_TRANS Data Transfer 0: Without data transfer 1: With data transfer
8	R/W	0x0	CHK_RESP_CRC Check Response CRC 0: Do not check response CRC 1: Check response CRC
7	R/W	0x0	LONG_RESP Response Type 0: Short Response (48 bits) 1: Long Response (136 bits)
6	R/W	0x0	RESP_RCV Response Receive 0: Command without response 1: Command with response
5:0	R/W	0x0	CMD_IDX CMD Index Command index value

9.2.7.8 0x001C SMHC Command Argument Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: SMHC_CMDARG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	CMD_ARG Command argument

9.2.7.9 0x0020 SMHC Response 0 Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: SMHC_RESP0
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	CMD_RESP0 Response 0 Bit[31:0] of response

9.2.7.10 0x0024 SMHC Response 1 Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: SMHC_RESP1
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0024			Register Name: SMHC_RESP1
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	CMD_RESP1 Response 1 Bit[63:31] of response

9.2.7.11 0x0028 SMHC Response 2 Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: SMHC_RESP2
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	CMD_RESP2 Response 2 Bit[95:64] of response

9.2.7.12 0x002C SMHC Response 3 Register (Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: SMHC_RESP3
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	CMD_RESP3 Response 3 Bit[127:96] of response

9.2.7.13 0x0030 SMHC Interrupt Mask Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: SMHC_INTMASK
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CARD_REMOVAL_INT_EN Card Removed Interrupt Enable
30	R/W	0x0	CARD_INSERT_INT_EN Card Inserted Interrupt Enable
29:17	/	/	/
16	R/W	0x0	SDIO_INT_EN SDIO Interrupt Enable
15	R/W	0x0	DEE_INT_EN Data End-bit Error Interrupt Enable
14	R/W	0x0	ACD_INT_EN Auto Command Done Interrupt Enable
13	R/W	0x0	DSE_BC_INT_EN Data Start Error Interrupt Enable
12	R/W	0x0	CB_IW_INT_EN Command Busy and Illegal Write Interrupt Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: SMHC_INTMASK
Bit	Read/Write	Default/Hex	Description
11	R/W	0x0	FU_FO_INT_EN FIFO Underrun/Overflow Interrupt Enable
10	R/W	0x0	DSTO_VSD_INT_EN Data Starvation Timeout/V1.8 Switch Done Interrupt Enable
9	R/W	0x0	DTO_BDS_INT_EN Data Timeout/Boot Data Start Interrupt Enable
8	R/W	0x0	RTO_BACK_INT_EN Response Timeout/Boot ACK Received Interrupt Enable
7	R/W	0x0	DCE_INT_EN Data CRC Error Interrupt Enable
6	R/W	0x0	RCE_INT_EN Response CRC Error Interrupt Enable
5	R/W	0x0	DRR_INT_EN Data Receive Request Interrupt Enable
4	R/W	0x0	DTR_INT_EN Data Transmit Request Interrupt Enable
3	R/W	0x0	DTC_INT_EN Data Transfer Complete Interrupt Enable
2	R/W	0x0	CC_INT_EN Command Complete Interrupt Enable
1	R/W	0x0	RE_INT_EN Response Error Interrupt Enable
0	/	/	/

9.2.7.14 0x0034 SMHC Masked Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0034			Register Name: SMHC_MINTSTS
Bit	Read/Write	Default/Hex	Description
31	R	0x0	M_CARD_REMOVAL_INT Card Removed
30	R	0x0	M_CARD_INSERT Card Inserted
29:17	/	/	/
16	R	0x0	M_SDIO_INT SDIO Interrupt

Draft Version
ALLWINNER

Offset: 0x0034			Register Name: SMHC_MINTSTS
Bit	Read/Write	Default/Hex	Description
15	R	0x0	M_DEE_INT Data End-bit Error When the bit is set during receiving data, it means that the host controller does not receive the valid data end bit. When the bit is set during transmitting data, it means that the host controller does not receive the CRC status token or received CRC status token is negative.
14	R	0x0	M_ACD_INT Auto Command Done When set, it means auto-stop command (CMD12) completed.
13	R	0x0	M_DSE_BC_INT Data Start Error/Busy Clear When set during receiving data, it means that the host controller found an error start bit. When the bit is set during transmitting data, it means that the busy signal is cleared after the last block.
12	R	0x0	M_CB_IW_INT Command Busy and Illegal Write
11	R	0x0	M_FU_FO_INT FIFO Underrun/Overflow
10	R	0x0	M_DSTO_VSD_INT Data Starvation Timeout/V1.8 Switch Done
9	R	0x0	M_DTO_BDS_INT Data Timeout/Boot Data Start
8	R	0x0	M_RTO_BACK_INT Response Timeout/Boot ACK Received
7	R	0x0	M_DCE_INT Data CRC Error When the bit is set during receiving data, it means that the received data have data CRC error. When the bit is set during transmitting data, it means that the received CRC status taken is negative.
6	R	0x0	M_RCE_INT Response CRC Error

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0034			Register Name: SMHC_MINTSTS
Bit	Read/Write	Default/Hex	Description
5	R	0x0	M_DRR_INT Data Receive Request When set, it means that there are enough data in FIFO during receiving data.
4	R	0x0	M_DTR_INT Data Transmit Request When set, it means that there is enough space in FIFO during transmitting data.
3	R	0x0	M_DTC_INT Data Transfer Complete
2	R	0x0	M_CC_INT Command Complete
1	R	0x0	M_RE_INT Response Error When set, Transmit Bit error or End Bit error or CMD Index error may occurs.
0	/	/	/

9.2.7.15 0x0038 SMHC Raw Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: SMHC_RINTSTS
Bit	Read/Write	Default/Hex	Description
31	R/W1C	0x0	CARD_REMOVAL Card Removed Write 1 to clear this bit.
30	R/W1C	0x0	CARD_INSERT Card Inserted Write 1 to clear this bit.
29:17	/	/	/
16	R/W1C	0x0	SDIOI_INT SDIO Interrupt Write 1 to clear this bit.
15	R/W1C	0x0	DEE Data End-bit Error When the bit is set during receiving data, it means that the host controller does not receive the valid data end bit. When the bit is set during transmitting data, it means that the host controller does not receive the CRC status token. Write 1 to clear this bit.

Draft Version

Offset: 0x0038			Register Name: SMHC_RINTSTS
Bit	Read/Write	Default/Hex	Description
14	R/W1C	0x0	ACD Auto Command Done When set, it means that the auto-stop command (CMD12) is completed. Write 1 to clear this bit.
13	R/W1C	0x0	DSE_BC Data Start Error/Busy Clear When the bit is set during receiving data, it means that the host controller found an error start bit. When the bit is set during transmitting data, it means that the busy signal is cleared after the last block. Write 1 to clear this bit.
12	R/W1C	0x0	CB_IW Command Busy and Illegal Write Write 1 to clear this bit.
11	R/W1C	0x0	FU_FO FIFO Underrun/Overflow Write 1 to clear this bit.
10	R/W1C	0x0	DSTO_VSD Data Starvation Timeout/V1.8 Switch Done Write 1 to clear this bit.
9	R/W1C	0x0	DTO_BDS Data Timeout/Boot Data Start When the bit is set during receiving data, it means that some of the channel of DATA[3:0] lack of the start bit. Write 1 to clear this bit.
8	R/W1C	0x0	RTO_BACK Response Timeout/Boot ACK Received Write 1 to clear this bit.
7	R/W1C	0x0	DCE Data CRC Error When the bit is set during receiving data, it means that the received data have data CRC error. When the bit is set during transmitting data, it means that the received CRC status taken is negative. Write 1 to clear this bit.
6	R/W1C	0x0	RCE Response CRC Error Write 1 to clear this bit.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0038			Register Name: SMHC_RINTSTS
Bit	Read/Write	Default/Hex	Description
5	R/W1C	0x0	DRR Data Receive Request When set, it means that there are enough data in FIFO during receiving data. Write 1 to clear this bit.
4	R/W1C	0x0	DTR Data Transmit Request When set, it means that there is enough space in FIFO during transmitting data. Write 1 to clear this bit.
3	R/W1C	0x0	DTC Data Transfer Complete When set, it means that the current command completes even through error occurs. Write 1 to clear this bit.
2	R/W1C	0x0	CC Command Complete When set, it means that the current command completes even through error occurs. Write 1 to clear this bit.
1	R/W1C	0x0	RE Response Error When set, it means that the transmit bit error, end bit error, or CMD index error may occur. Write 1 to clear this bit.
0	/	/	/

9.2.7.16 0x003C SMHC Status Register (Default Value: 0x0000_0006)

Offset: 0x003C			Register Name: SMHC_STATUS
Bit	Read/Write	Default/Hex	Description
31	R	0x0	DMA_REQ DMA Request DMA request signal state
30:26	/	/	/
25:17	R	0x0	FIFO_LEVEL FIFO Level Number of filled locations in FIFO

Draft Version
ALLWINNER

Offset: 0x003C			Register Name: SMHC_STATUS
Bit	Read/Write	Default/Hex	Description
16:11	R	0x0	RESP_IDX Response Index Index of previous response, including any auto-stop sent by the controller.
10	R	0x0	FSM_BUSY Data FSM Busy Data transmit or receive state-machine is busy.
9	R	0x0	CARD_BUSY Card Data Busy Inverted version of DATA[0] 0: Card data is not busy. 1: Card data is busy.
8	R	0x0	CARD_PRESENT Data[3] Status The level of DATA[3], checks whether the card is present. 0: The card is not present. 1: The card is present.
7:4	R	0x0	FSM_STA Command FSM States 0000: Idle 0001: Send init sequence 0010: TX CMD start bit 0011: TX CMD TX bit 0100: TX CMD index + argument 0101: TX CMD CRC7 0110: TX CMD end bit 0111: RX response start bit 1000: RX response IRQ response 1001: RX response TX bit 1010: RX response CMD index 1011: RX response data 1100: RX response CRC7 1101: RX response end bit 1110: CMD path wait NCC 1111: Wait; CMD-to-response turn around
3	R	0x0	FIFO_FULL FIFO Full 0: FIFO is not full 1: FIFO is full

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x003C			Register Name: SMHC_STATUS
Bit	Read/Write	Default/Hex	Description
2	R	0x1	FIFO_EMPTY FIFO Empty 0: FIFO is not empty 1: FIFO is empty
1	R	0x1	FIFO_TX_LEVEL FIFO TX Water Level Flag 0: FIFO does not reach the transmit trigger level 1: FIFO reaches the transmit trigger level
0	R	0x0	FIFO_RX_LEVEL FIFO RX Water Level Flag 0: FIFO does not reach the receive trigger level. 1: FIFO reaches the receive trigger level.

9.2.7.17 0x0040 SMHC FIFO Water Level Register (Default Value: 0x000F_0000)

Offset: 0x0040			Register Name: SMHC_FIFOTH
Bit	Read/Write	Default/Hex	Description
31	/	/	/
30:28	R/W	0x0	BSIZE_OF_TRANS Burst Size of Multiple Transaction 000: 1 transfers 001: 4 010: 8 011: 16 Others: Reserved It should be programmed the same as the DMA controller multiple transaction size. The units for the transfer are the DWORD. A single transfer would be signaled based on this value. The value should be sub-multiple of (RX_TL + 1) and (FIFO_DEPTH - TX_TL) Recommended: FIFO_DEPTH = 256, FIFO_SIZE = 256 * 32 = 1K MSize = 16, TX_TL = 240, RX_TL = 15
27:24	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: SMHC_FIFOTH
Bit	Read/Write	Default/Hex	Description
23:16	R/W	0xF	RX_TL RX Trigger Level 0x0 to 0xFE: The RX trigger level is from 0 to 254. 0xFF: Reserved Indicates the FIFO threshold for the FIFO request host to receive data from the FIFO. When the FIFO data level is greater than this value, the DMA request is raised if DMA enabled, or the RX interrupt bit is set if interrupt enabled. At the end of the packet, if the last transfer is less than this level, the value is ignored and the relative request will be raised as usual. Recommended: 15 (means greater than 15)
15:8	/	/	/
7:0	R/W	0x0	TX_TL TX Trigger Level 0x1 to 0xFF: The TX trigger level is 1 to 255. 0x0: No trigger Indicates the FIFO threshold for the FIFO request host to transmit data to the FIFO. When the FIFO data level is less than or equal to this value, the DMA TX request is raised if DMA enabled, or TX request interrupt bit is set if interrupt enabled. At the end of the packet, if the last transfer is less than this level, the value is ignored and the relative request will be raised as usual. Recommended: 240 (means less than or equal to 240)

9.2.7.18 0x0044 SMHC Function Select Register (Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: SMHC_FUNS
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0044			Register Name: SMHC_FUNS
Bit	Read/Write	Default/Hex	Description
2	R/W	0x0	ABT_RDATA Abort Read Data 0: Ignored 1: After the suspend command is issued during the read-transfer, the software polls card to find when the suspend happens. Once the suspend occurs, the software sets the bit to reset the data state-machine, which is waiting for the next block of data. This bit is used in the SDIO card suspends sequence and is auto-cleared once the controller resets to the idle state.
1	R/W	0x0	READ_WAIT Read Wait 0: Clear SDIO read wait 1: Assert SDIO read wait
0	R/W	0x0	HOST_SEND_MMC_IRQRESQ Host Send MMC IRQ Response 0: Ignored 1: Send auto IRQ response When the host is waiting for the MMC card interrupt response, setting this bit will make the controller cancel the waiting state and return to the idle state, at which time, the controller will receive the IRQ response sent by itself. This bit is auto-cleared after the response is sent.

9.2.7.19 0x0048 SMHC Transferred Byte Count Register 0 (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: SMHC_TBC0
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	TBC0 Transferred Count 0 The number of bytes transferred between the card and internal FIFO. The register should be accessed in full to avoid read-coherency problems and read only after the data transfer completes.

9.2.7.20 0x004C SMHC Transferred Byte Count Register 1 (Default Value: 0x0000_0000)

Offset: 0x004C	Register Name: SMHC_TBC1

Draft Version

Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	TBC1 Transferred Count 1 The number of bytes transferred between the Host/DMA memory and internal FIFO. The register should be accessed in full to avoid read-coherency problems and read only after the data transfer completes.

9.2.7.21 0x0058 SMHC Auto Command 12 Argument Register (Default Value: 0x0000_FFFF)

Offset: 0x0058			Register Name: SMHC_A12A
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xffff	SD_A12A Auto CMD12 Argument The argument of command 12 automatically sent by the controller.

9.2.7.22 0x005C SMHC New Timing Set Register (Default Value: 0x8171_0000)

Offset: 0x005C			Register Name: SMHC_NTSR
Bit	Read/Write	Default/Hex	Description
31	R/W	0x1	MODE_SELECT 0: Old mode of Sample/Output Timing 1: New mode of Sample/Output Timing
30:26	/	/	/
25	R/W	0x0	BOOT_DAT_RX_PHASE_CLR After boot ack, before receiving boot data, clear data lines' input phase. 0: Disable 1: Enable
24	R/W	0x1	CMD_DAT_RX_PHASE_CLR Clear the input phase of command lines and data lines during the update clock operation. 0: Disabled 1: Enabled
23	/	/	/
22	R/W	0x1	DAT_CRC_STATUS_RX_PHASE_CLR Clear the input phase of data lines before receiving the CRC status. 0: Disabled 1: Enabled

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x005C			Register Name: SMHC_NTSR
Bit	Read/Write	Default/Hex	Description
21	R/W	0x1	DAT_TRANS_RX_PHASE_CLR Clear the input phase of data lines before transferring the data. 0: Disabled 1: Enabled
20	R/W	0x1	DAT_RECV_RX_PHASE_CLR Clear the input phase of data lines before receiving the data. 0: Disabled 1: Enabled
19:17	/	/	/
16	R/W	0x1	CMD_SEND_RX_PHASE_CLR Clear command rx phase before sending the command. 0: Disabled 1: Enabled
15:10	/	/	/
9:8	R/W	0x0	DAT_SAMPLE_TIMING_PHASE 00: Sample timing phase offset 90^0 01: Sample timing phase offset 180^0 10: Sample timing phase offset 270^0 11: Reserved
7:6	/	/	/
5:4	R/W	0x0	CMD_SAMPLE_TIMING_PHASE 00: Sample timing phase offset 90^0 01: Sample timing phase offset 180^0 10: Sample timing phase offset 270^0 11: Ignore
3:0	/	/	/

9.2.7.23 0x0078 SMHC Hardware Reset Register (Default Value: 0x0000_0001)

Offset: 0x0078			Register Name: SMHC_HWRST
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x1	HW_RST 1: Active mode 0: Reset These bits cause the cards to enter the pre-idle state, which requires them to be re-initialized.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

9.2.7.24 0x0080 SMHC IDMAC Control Register (Default Value: 0x0000_0000)

Offset: 0x0080			Register Name: SMHC_IDMAC
Bit	Read/Write	Default/Hex	Description
31	W	0x0	DES_LOAD_CTRL When IDMAC fetches a descriptor, if the valid bit of a descriptor is not set, IDMAC FSM will go to the suspend state. Setting this bit will make the IDMAC refetch descriptor again and do the transfer normally.
30:8	/	/	/
7	R/W	0x0	IDMAC_ENB IDMAC Enable When set, the IDMAC is enabled.
6:2	/	/	/
1	R/W	0x0	FIX_BUST_CTRL Fixed Burst Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, and INCR8 during the start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations.
0	R/W	0x0	IDMAC_RST DMA Reset When set, the DMA Controller resets all its internal registers. It is automatically cleared after 1 clock cycle.

9.2.7.25 0x0084 SMHC Descriptor List Base Address Register (Default Value: 0x0000_0000)

Offset: 0x0084			Register Name: SMHC_DLBA_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	DES_BASE_ADDR Start of Descriptor List Contains the base address of the First Descriptor. It is a word (4 Byte) address.

9.2.7.26 0x0088 SMHC IDMAC Status Register (Default Value: 0x0000_0000)

Offset: 0x0088			Register Name: SMHC_IDST_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16:13	R	0x0	Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0088			Register Name: SMHC_IDST_REG
Bit	Read/Write	Default/Hex	Description
12:10	R	0x0	IDMAC_ERR_STA Error Bits Indicates the type of error that caused a Bus Error. Valid only with Fatal Bus Error bit (IDST[2]) set. This field does not generate an interrupt. 001: Host Abort received during the transmission. 010: Host Abort received during the reception. Others: Reserved
9	R/W1C	0x0	ABN_INT_SUM (AIS) Abnormal Interrupt Summary Logical OR of the following: IDST[2]: Fatal Bus Interrupt IDST[4]: Descriptor Unavailable Bit Interrupt IDST[5]: Card Error Summary Interrupt Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Write 1 to clear this bit.
8	R/W1C	0x0	NOR_INT_SUM (NIS) Normal Interrupt Summary Logical OR of the following: IDST[0]: Transmit Interrupt IDST[1]: Receive Interrupt Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Write 1 to clear this bit.
7:6	/	/	/
5	R/W1C	0x0	ERR_FLAG_SUM Card Error Summary Indicates the status of the transaction to/from the card; also present in RINTSTS. Indicates the logical OR of the following bits: EBE: End Bit Error RTO: Response Timeout RCRC: Response CRC SBE: Start Bit Error DRTO: Data Read Timeout DCRC: Data CRC for Receive RE: Response Error Writing 1 clears this bit.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0088			Register Name: SMHC_IDST_REG
Bit	Read/Write	Default/Hex	Description
4	R/W1C	0x0	DES_UNAVL_INT Descriptor Unavailable Interrupt This bit is set when the descriptor is unavailable due to OWN bit = 0 (DES0[31] =0). Writing 1 clears this bit.
3	/	/	/
2	R/W1C	0x0	FATAL_BERR_INT Fatal Bus Error Interrupt Indicates that a Bus Error occurred (IDST[12:10]). When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit.
1	R/W1C	0x0	RX_INT Receive Interrupt Indicates the completion of data reception for a descriptor. Writing 1 clears this bit.
0	R/W1C	0x0	TX_INT Transmit Interrupt Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit.

9.2.7.27 0x008C SMHC IDMAC Interrupt Enable Register (Default Value: 0x0000_0000)

Offset: 0x008C			Register Name: SMHC_IDIE_REG
Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5	R/W	0x0	ERR_SUM_INT_ENB Card Error Summary Interrupt Enable. When set, it enables the Card Interrupt Summary.
4	R/W	0x0	DES_UNAVL_INT_ENB Descriptor Unavailable Interrupt. When set along with Abnormal Interrupt Summary Enable, the Descriptor Unavailable Interrupt is enabled.
3	/	/	/

Draft Version
ALLWINNER

Offset: 0x008C			Register Name: SMHC_IDIE_REG
Bit	Read/Write	Default/Hex	Description
2	R/W	0x0	FERR_INT_ENB Fatal Bus Error Enable When set with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, the Fatal Bus Error Enable Interrupt is disabled.
1	R/W	0x0	RX_INT_ENB Receive Interrupt Enable. When set with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, the Receive Interrupt is disabled.
0	R/W	0x0	TX_INT_ENB Transmit Interrupt Enable. When set with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, the Transmit Interrupt is disabled.

9.2.7.28 0x0100 SMHC Card Threshold Control Register (Default Value: 0x0000_0000)

Offset: 0x0100			Register Name: SMHC_THLD
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16	R/W	0x0	CARD_WR_THLD Card Read/Write Threshold Size
15:3	/	/	/
2	R/W	0x0	CARD_WR_THLD_ENB Card Write Threshold Enable 0: Card write threshold disabled 1: Card write threshold enabled Host controller initiates write transfer only if the card threshold amount of data is available in transmit FIFO.
1	R/W	0x0	BCIG Busy Clear Interrupt Generation 0: Busy clear interrupt disabled 1: Busy clear interrupt enabled The application can disable this feature if it does not want to wait for a Busy Clear Interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0100			Register Name: SMHC_THLD
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	CARD_RD_THLD_ENB Card Read Threshold Enable 0: Card read threshold disabled 1: Card read threshold enabled Host controller initiates Read Transfer only if the CARD_RD_THLD amount of space is available in receive FIFO.

9.2.7.29 0x0104 SMHC Sample FIFO Control Register (Default Value: 0x0000_0006)

Offset: 0x0104			Register Name: SMHC_SFC
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
4:1	R/W	0x3	STOP_CLK_CTRL Stop Clock Control When receiving data, if CARD_RD_THLD_ENB is set and CARD_RD_THLD is set the same with BLK_SZ, the device clock may stop at the block gap during data receiving. This field is used to control the position of the stopping clock. The value can be changed between 0x0 and 0xF, but actually, the available value and the position of the stopping clock must be decided by the actual situation. The value increases one in this field is linked to one cycle (two cycles in DDR mode) that the position of the stopping clock moved up.
0	R/W	0x0	BYPASS_EN Bypass enable When set, sample FIFO will be bypassed.

9.2.7.30 0x0108 SMHC Auto Command 23 Argument Register (Default Value: 0x0000_0000)

Offset: 0x0108			Register Name: SMHC_A23A
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	A23A Auto CMD23 Argument The argument of command 23 is automatically sent by controller with this field.

Draft Version

9.2.7.31 0x010C SMHC eMMC4.5 DDR Start Bit Detection Control Register (Default Value: 0x0000_0000)

Offset: 0x010C			Register Name: EMMC_DDR_SBIT_DET
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	HALF_START_BIT Control for start bit detection mechanism inside mstorage based on duration of start bit. For eMMC 4.5, start bit can be: 0: Full cycle 1: Less than one full cycle Set HALF_START_BIT = 1 for eMMC 4.5 and above; set to 0 for SD applications.

9.2.7.32 0x0138 SMHC Extended Command Register (Default Value: 0x0000_0000)

Offset: 0x0138			Register Name: SMHC_EXT_CMD
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	AUTO_CMD23_EN Send CMD23 Automatically When setting this bit, send CMD23 automatically before sending the command specified in the SMHC_CMD register. When SOFT_RST is set, this field will be cleared.

9.2.7.33 0x013C SMHC Extended Response Register (Default Value: 0x0000_0000)

Offset: 0x013C			Register Name: SMHC_EXT_RESP
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	SMHC_EXT_RESP When AUTO_CMD23_EN is set, this register stores the response of CMD23.

9.2.7.34 0x0140 SMHC Drive Delay Control Register (Default Value: 0x0001_0000)

Offset: 0x0140			Register Name: SMHC_DRV_DL
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0140			Register Name: SMHC_DRV_DL
Bit	Read/Write	Default/Hex	Description
17	R/W	0x0	DAT_DRV_PH_SEL Data Drive Phase Select **When 0x005C[31]=0:** 0: Data drive phase offset is: 90° at SDR mode 90° at DDR4 mode. 1: Data drive phase offset is: 180° at SDR mode 0° at DDR4 mode. **When 0x005C[31]=1:** 0: Data drive phase offset is 90° at SDR mode 45° at DDR4 (2x) mode. 1: Data drive phase offset is 180° at SDR mode 90° at DDR4 (2x) mode.
16	R/W	0x1	CMD_DRV_PH_SEL Command Drive Phase Select **When 0x005C[31]=0:** 0: Command drive phase offset is 90° at SDR mode 90° at DDR4 mode. 1: Command drive phase offset is 180° at SDR mode 180° at DDR4 mode. **When 0x005C[31]=1:** 0: Command drive phase offset is 90° at SDR mode 45° at DDR4 (2x) mode. 1: Command drive phase offset is 180° at SDR mode 90° at DDR4 (2x) mode.
15:0	/	/	/

9.2.7.35 0x0144 SMHC Sample Delay Control Register (Default Value: 0x0000_2000)

Offset: 0x0144			Register Name: SMHC_SAMP_DL
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0144			Register Name: SMHC_SAMP_DL
Bit	Read/Write	Default/Hex	Description
15	R/W	0x0	SAMP_DL_CAL_START Sample Delay Calibration Start When set, it means that start sample delay chain calibration.
14	R	0x0	SAMP_DL_CAL_DONE Sample Delay Calibration Done When set, it means that sample delay chain calibration is done and the result of calibration is shown in SAMP_DL.
13:8	R	0x20	SAMP_DL Sample Delay It indicates the number of delay cells corresponding to the current card clock. The delay time generated by these delay cells is equal to the cycle of the card clock nearly. Generally, it is necessary to do drive delay calibration when the card clock is changed. This bit is valid only when SAMP_DL_CAL_DONE is set.
7	R/W	0x0	SAMP_DL_SW_EN Sample Delay Software Enable When set, it means that enable the sample delay specified at SAMP_DL_SW.
6	/	/	/
5:0	R/W	0x0	SAMP_DL_SW Sample Delay Software The relative delay between the clock line and command line, data line. It can be determined according to the value of SAMP_DL, the cycle of the card clock and the input timing requirement of the device.

9.2.7.36 0x0200 SMHC FIFO Register (Default Value: 0x0000_0000)

Offset: 0x0200			Register Name: SMHC_FIFO
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TX/RX_FIFO Data FIFO

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

10 Interrupts

10.1 Platform-Level Interrupt Controller (PLIC)

10.1.1 Overview

The PLIC is only used for sampling, priority arbitration and distribution for external interrupt sources.

- The interrupt can be configured as machine mode and super user mode
- Up to 256 interrupt source sampling, supporting level interrupt and pulse interrupt
- 32 levels of interrupt priority
- Maintains independently the interrupt enable for each interrupt mode (machine/super user)
- Maintains independently the interrupt threshold for each interrupt mode (machine/super user)
- Configurable access permission for PLIC registers

10.1.2 Functional Description

The following table describes the details of interrupt sources.

Table 10-1 Interrupt Sources

Interrupt Number	Interrupt Source	Interrupt Vector	Description
0-15	Reserved	0x0000-0x003C	Not Used
16		0x0040	
17		0x0044	
18	UART0	0x0048	
19	UART1	0x004C	
20	UART2	0x0050	
21	UART3	0x0054	
22	UART4	0x0058	
23	UART5	0x005C	
24		0x0060	
25	TWI0	0x0064	
26	TWI1	0x0068	
27	TWI2	0x006C	
28	TWI3	0x0070	
29		0x0074	
30		0x0078	
31	SPI0	0x007C	
32	SPI1	0x0080	

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Interrupt Number	Interrupt Source	Interrupt Vector	Description
33		0x0084	
34	PWM	0x0088	
35	IR_TX	0x008C	
36	LEDC	0x0090	
37		0x0094	
38		0x0098	
39	OWA	0x009C	
40	DMIC	0x00A0	
41	AUDIO_CODEC	0x00A4	AUDIOCODEC IRQ
42	I2S_PCM0	0x00A8	I2S0 IRQ
43	I2S_PCM1	0x00AC	I2S1 IRQ
44		0x00B0	
45	USB0_DEVICE	0x00B4	
46	USB0_EHCI	0x00B8	
47	USB0_OHCI	0x00BC	
48		0x00C0	
49	USB1_EHCI	0x00C4	
50	USB1_OHCI	0x00C8	
51		0x00CC	
52		0x00D0	
53		0x00D4	
54		0x00D8	
55	GMAC1	0x00DC	
56	SD0	0x00E0	SMHC0 IRQ
57	SD1	0x00E4	SMHC1 IRQ
58	SD2	0x00E8	SMHC2 IRQ
59	MSI	0x00EC	
60		0x00F0	
61		0x00F4	
62	GMAC0	0x00F8	
63		0x00FC	
64	CCU_FERR	0x0100	
65	AHB_HREADY_TIME_OUT	0x0104	SYS_CTRL ahb_hready time out
66	DMA_NS	0x0108	DMA 0-7 channel non-secure IRQ
67	DMA_S	0x010C	DMA 0-7 Channel Secure IRQ
68	CE_NS	0x0110	
69	CE_S	0x0114	
70	SPINLOCK	0x0118	
71	HSTIMER0	0x011C	

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Interrupt Number	Interrupt Source	Interrupt Vector	Description
72	HSTIMER1	0x0120	
73	GPA	0x0124	GPADC_IRQ
74	THS	0x0128	THS_IRQ
75	TIMER0	0x012C	
76	TIMER1	0x0130	
77		0x0134	
78	TPA	0x0138	TPADC_IRQ
79	WATCHDOG	0x013C	
80		0x0140	
81		0x0144	
82	VE	0x0148	
83	GPIOA_NS	0x014C	
84	GPIOA_S	0x0150	
85		0x0154	
86		0x0158	
87	GPIOC_NS	0x015C	
88	GPIOC_S	0x0160	
89	GPIOD_NS	0x0164	
90	GPIOD_S	0x0168	
91	GPIOE_NS	0x016C	
92	GPIOE_S	0x0170	
93	GPIOF_NS	0x0174	
94	GPIOF_S	0x0178	
95	GPIOG_NS	0x017C	
96	GPIOG_S	0x0180	
97		0x0184	
98		0x0188	
99		0x018C	
100		0x0190	
101		0x0194	
102		0x0198	
103	DE	0x019C	
104	DI	0x01A0	
105	G2D	0x01A4	
106	LCD	0x01A8	
107	DE_CRC	0x01AC	
108	DSI	0x01B0	
109		0x01B4	
110	KSC	0x01B8	
111	CSI_DMA0	0x01BC	
112	CSI_DMA1	0x01C0	
113		0x01C4	

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Interrupt Number	Interrupt Source	Interrupt Vector	Description
114		0x01C8	
115		0x01CC	
116	CSI_PARSER0	0x01D0	
117		0x01D4	
118		0x01D8	
119		0x01DC	
120		0x01E0	
121		0x01E4	
122	CSI_TOP_PKT	0x01E8	
123		0x01EC	
124	HDMI_RX_ASSIST	0x01F0	
125	HDMI_RX	0x01F4	
126	HRC	0x01F8	
127		0x01FC	
128		0x0200	
129		0x0204	
130		0x0208	
131		0x020C	
132		0x0210	
133		0x0214	
134		0x0218	
135		0x021C	
136		0x0220	
137		0x0224	
138		0x0228	
139		0x022C	
140		0x0230	
141		0x0234	
142		0x0238	
143		0x023C	
144		0x0240	
145		0x0244	
146		0x0248	
147	RISCV_WDG	0x024C	RISCV_WDG IRQ
148		0x0250	
149		0x0254	
150		0x0258	
151		0x025C	
152	NMI	0x0260	
153	PPU	0x0264	PPU IRQ
154	TWD	0x0268	

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Interrupt Number	Interrupt Source	Interrupt Vector	Description
155		0x026C	
156	R_TIMER0	0x0270	TIMER1_0 IRQ
157	R_TIMER1	0x0274	TIMER1_1 IRQ
158	R_TIMER2	0x0278	TIMER1_2 IRQ
159	R_TIMER3	0x027C	TIMER1_3 IRQ
160	ALARM0	0x0280	
161		0x0284	
162		0x0288	
163		0x028C	
164		0x0290	
165		0x0294	
166		0x0298	
167	IRRX	0x029C	IR_RX IRQ
168		0x02A0	
169		0x02A4	
170	AHBS_HREADY_TIME_OUT	0x02A8	AHBS Ready time out IRQ
171		0x02AC	
172		0x02B0	
173		0x02B4	
174		0x02B8	
175		0x02BC	
CPUX Related			
176-223	Reserved	0x02C0-0x0380	Not used

10.1.3 Register List

Module Name	Base Address
RISCV_PLIC	0x10000000

Register Name	Offset	Description
PLIC_PRIO_REGn	0x0000+n*0x0004 (0<n<256)	PLIC Priority Register n
PLIC_IP_REGn	0x1000+n*0x0004 (0≤n<9)	PLIC Interrupt Pending Register n
PLIC_MIE_REGn	0x2000+n*0x0004 (0≤n<9)	PLIC Machine Mode Interrupt Enable Register n (0 n<9)
PLIC_SIE_REGn	0x2080+n*0x0004 (0≤n<9)	PLIC Superuser Mode Interrupt Enable Register n
PLIC_CTRL_REG	0x1FFFFC	PLIC Control Register
PLIC_MTH_REG	0x200000	PLIC Machine Threshold Register
PLIC_MCLAIM_REG	0x200004	PLIC Machine Claim Register
PLIC_STH_REG	0x201000	PLIC Superuser Threshold Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
PLIC_SCLAIM_REG	0x201004	PLIC Superuser Claim Register

10.1.4 Register Description

10.1.4.1 0x0000+n*0x0004 (0<n<256) PLIC Priority Register n (Default Value: 0x0000_0000)

Offset: 0x0000+n*0x0004 (0<n<256)			Register Name: PLIC_PRIO_REGn
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	PLIC_PRIO PLIC Priority Support for 32 different levels of priority. Where, a priority sets to 0 indicates that the interrupt is invalid. Machine mode interrupts have unconditionally higher priority than super-user mode interrupts. When the interrupt target mode is the same, priority 1 is the lowest priority, priority 31 is the highest priority. When multiple interrupts of the same priority are waiting arbitration, the interrupt source ID is compared. The smaller ID has the higher priority.

10.1.4.2 0x1000+n*0x0004 (0 n<9) PLIC Interrupt Pending Register n (Default Value: 0x0000_0000)

Offset: 0x1000+n*0x0004 (0≤n<9)			Register Name: PLIC_IP_REGn
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	PLIC_IP PLIC Interrupt Pending.

10.1.4.3 0x2000+n*0x0004 (0 n<9) PLIC Machine Mode Interrupt Enable Register n (Default Value: 0x0000_0000)

Offset: 0x2000+n*0x0004 (0≤n<9)			Register Name: PLIC_MIE_REGn
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	PLIC_MIE PLIC Machine Mode Interrupt Enable.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

10.1.4.4 0x2080+n*0x0004 PLIC Superuser Mode Interrupt Enable Register n (0 n<9) (Default Value: 0x0000_0000)

Offset: 0x2080+n*0x0004 (0≤n<9)			Register Name: PLIC_SIE_REGn
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	PLIC_SIE PLIC Superuser Mode Interrupt Enable.

10.1.4.5 0x1FFFFC PLIC Control Register (Default Value: 0x0000_0000)

Offset: 0x1FFFFC			Register Name: PLIC_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	PLIC_CTRL PLIC Control 0: Only the machine mode can access to all registers in PLIC. The super-user mode cannot access PLIC_CTRL, PLIC_PRIO, PLIC_IP, and PLIC_IE registers, only access the interrupt threshold register and the interrupt response/completion register. The normal-user mode cannot access any registers in PLIC. 1: The machine mode can access to all registers in PLIC. The super-user mode can access all registers except PLL_CTRL in PLIC. The normal-user mode cannot access any registers in PLIC.

10.1.4.6 0x200000 PLIC Machine Threshold Register (Default Value: 0x0000_0000)

Offset: 0x200000			Register Name: PLIC_MTH_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
4:0	R/W	0x0	PLIC_MTH PLIC Machine Threshold Indicate the interrupt threshold of the current interrupt mode. If the threshold is configured to 0, it indicates that all interrupts are permitted.

10.1.4.7 0x200004 PLIC Machine Claim Register (Default Value: 0x0000_0000)

Offset: 0x200004	Register Name: PLIC_MCLAIM_REG

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:10	/	/	/
9:0	R/W	0x0	PLIC_MCLAIM PLIC Machine Claim Read register: Return the current stored ID value of the register. The read operation indicates that the interrupt of the corresponding ID starts to perform. The PLIC starts to process the interrupt response. Write register: Indicate that the interrupt of the corresponding ID is complete. The writing operation cannot update the response/completion register. The PLIC starts to process the interrupt completion.

10.1.4.8 0x201000 PLIC Superuser Threshold Register (Default Value: 0x0000_0000)

Offset: 0x201000			Register Name: PLIC_STH_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
4:0	R/W	0x0	PLIC_STH. PLIC Superuser Threshold. Indicate the interrupt threshold of the current interrupt mode. If the threshold is configured to 0, it indicates that all interrupts are permitted.

10.1.4.9 0x201004 PLIC Superuser Claim Register (Default Value: 0x0000_0000)

Offset: 0x201004			Register Name: PLIC_SCLAIM_REG
Bit	Read/Write	Default/Hex	Description
31:10	/	/	/
9:0	R/W	0x0	PLIC_SCLAIM. PLIC Superuser Claim. Read register: Return the current stored ID value of the register. The read operation indicates that the interrupt of the corresponding ID starts to perform. The PLIC starts to process the interrupt response. Write register: Indicate that the interrupt of the corresponding ID is complete. The writing operation cannot update the response/completion register. The PLIC starts to process the interrupt completion.

Draft Version

11 DMA

11.1 DMA Controller (DMAC)

11.1.1 Overview

The direct memory access (DMA) is a method of transferring data between peripherals and memories (including the SRAM and DRAM) without using the CPU. The data can be transferred between a peripheral and a memory, between peripherals, or between memories through DMA. It is an efficient way to offload data transfer duties from the CPU.

The DMAC has the following features:

- Up to 16 DMA channels
- Provides 32 peripheral DMA requests for data reading and 32 peripheral DMA requests for data writing
- Supports transferring data with a linked list
- Supports programmable 8-bit, 16-bit, 32-bit, and 64-bit data width
- Supports programmable DMA burst length
- DRQ response includes the waiting mode and handshake mode
- DMA channel supports pause function
- Memory devices support non-aligned transform

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

11.1.2 Block Diagram

The following figure shows a block diagram of DMAC.

Figure 11-1 DMAC Block Diagram



DMAC contains the following sub-blocks:

Table 11-1 DMAC Sub-blocks

Sub-block	Description
DMA_ARBITER	The port arbitrates the DMA read/write requests from all channels, and converts the requests to the read/write requests of ports.
DMA_CHANNELs	DMA transfer engine. Each channel is independent. The system uses the polling mechanism to decide the priorities of DMA channels. When the DMA requests from multiple peripherals are valid simultaneously, the channel with the higher priority starts data transfer first. When DMA_ARBITER is idle, channel 0 has the highest priority, whereas channel 15 has the lowest priority. When DMA_ARBITER is busy processing the request from channel n, channel (n+1) has the highest priority. For n = 15, the channel (n + 1) should be channel 0.
DRQs	DMA requests. Peripherals use the DMA request signals to request a data transfer.
DMA_MPORT	The port receives the read/write requests from DMA_ARBITER, and converts them to the corresponding MBUS access requests. It is mainly used for accessing the DRAM.
DMA_HPORT	The port for accessing the AHB Master. It is mainly used for accessing the SRAM and IO devices.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Sub-block	Description
DMA_FIFO CTRL	Internal FIFO cell control module.
DMA_REG Interface	DMA_REG is the common register module that is mainly used to resolve AHB1 demands.
DMA_CLKGATE	The control module for hardware auto clock gating.

The DMAC integrates 16 independent DMA channels and each channel has an independent FIFO controller. When the DMA channel starts, the DMAC gets a DMA descriptor from the DMA_DESC_ADDR_REG and uses it as the configuration information for the data transfer of the current DMA package. Then the DMAC can transfer data between the specified devices. After transferring a DMA package, the DMAC judges whether the current channel transfer is finished via the linked address in the descriptor. If the linked address shows all the packages are transferred, the DMAC will end the chain transmission and close the channel.

11.1.3 Functional Description

11.1.3.1 DRQ Port Types

The following table shows the source DRQ types and destination DRQ types of different ports.

Table 11-2 DMA DRQ Types

Source DRQ Type		Destination DRQ Type	
port0	SRAM	port0	SRAM
port1	DRAM	port1	DRAM
port2	OWA	port2	OWA
port3	I2S0_RX	port3	I2S0_TX
port4	I2S1_RX	port4	I2S1_TX
port5		port5	
port6		port6	
port7	AUDIOCODEC	port7	AUDIOCODEC
port8	DMIC	port8	
port9		port9	
port10		port10	
port11		port11	
port12	GPADC	Port12	
port13	TPADC	port13	IR-TX
port14	UART0-RX	port14	UART0-TX
port15	UART1-RX	port15	UART1-TX
port16	UART2-RX	port16	UART2-TX
port17	UART3-RX	port17	UART3-TX
port18	UART4-RX	port18	UART4-TX
port19	UART5-RX	port19	UART5-TX
port20		Port20	
port21		port21	

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Source DRQ Type		Destination DRQ Type	
port22	SPI0-RX	port22	SPI0-TX
port23	SPI1-RX	port23	SPI1-TX
port24		port24	
port25		port25	
port26		port26	
port27		port27	
port28		port28	
port29		port29	
Port30	USB0_OTG_EP1	Port30	USB0_OTG _EP1
Port31	USB0_OTG _EP2	Port31	USB0_OTG _EP2
Port32	USB0_OTG _EP3	Port32	USB0_OTG _EP3
Port33	USB0_OTG _EP4	Port33	USB0_OTG _EP4
Port34	USB0_OTG _EP5	Port34	USB0_OTG _EP5
Port35		Port35	
Port36		Port36	
Port37		Port37	
Port38		Port38	
Port39		Port39	
Port40		Port40	
Port41		Port41	
Port42		Port42	LEDC
Port43	TWI0	Port43	TWI0
Port44	TWI1	Port44	TWI1
Port45	TWI2	Port45	TWI2
Port46	TWI3	Port46	TWI3
Port47		Port47	
Port48		Port48	
Port49		Port49	
Port50		Port50	
Port51		Port51	
Port52		Port52	
Port53		Port53	

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

11.1.3.2 DMAC Descriptor

The DMAC descriptor is the configuration information of DMA transfer and decides the DMA working mode. Each descriptor includes 6 words: Configuration, Source Address, Destination Address, Byte Counter, Parameter, and Link.

Figure 11-2 DMA Descriptor

- **Configuration:** It is mainly used for configuring the following information by DMAC_CFG_REG.
  - **DRQ type**: DRQ type of the source and destination devices.
  - **Address counting mode**: For both the source and destination devices, there are two address counting modes: the IO mode and linear mode. The IO mode is for IO devices whose address is fixed during the data transfer and the linear mode is for the memory whose address is increasing during the data transfer.
  - **Transferred block length**: The amount of data that non-memory peripherals can transfer in a valid DRQ. The block length supports 1 beat, 4 beats, 8 beats, and 16 beats.
  - **Transferred data width**: The data width of operating the non-memory peripherals. The data width supports 8 bits, 16 bits, 32 bits, and 64 bits.
  - **BMODE mode:** It is used in the following scenario: the source is an IO device, and the destination is a memory device. In this mode, the data amount of DMA block transmission can be limited to that when the DRQ threshold of source IO device is 1.
- **Source Address**: It configures the address of the source device.
- **Destination Address**: It configures the address of the destination device. DMA reads data from the source address and then writes data to the destination address.
- **Byte counter**: It configures the data amount of a package. The maximum value is (2^25-1) bytes. If the data amount of the package reaches the maximum value, even if DRQ is valid, the DMA will stop the current transfer.
- **Parameter**: It configures the interval of each data block. When detecting that the DRQ holds high, the DMA will start block transmission regardless of the DRQ change. When transmission ends, DMA will wait the set period and continue to the next DRQ detection.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- **Link**: If the value of the link is 0xFFFFF800, the current package is at the end of the linked list. The DMAC will stop the data transfer after transferring the package; otherwise, the value of the link is considered as the descriptor address of the next package.

Figure 11-3 DMA Linked List Transfer



DMA reads data from the source address and then writes data to the destination address.

Both the DMA source and destination addresses have 34 bits. In the descriptor, because there are only 32 bits in the Source/Destination Address field, another 2 bits are stored in the Parameter field.

The following table shows the details of the related fields in the descriptor.

Table 11-3 DMA Address Descriptor

Descriptor Group	Bit	Description
Source Address	31:0	DMA transfers the lower 32 bits of the 34-bit source address
Destination Address	31:0	DMA transfers the lower 32 bits of the 34-bit destination address
Parameter	31:20	Reserved
	19:18	DMA transfers the higher 2 bits of the 34-bit destination address
	17:16	DMA transfers the high 2 bits of the 34-bit source address
	15:8	Reserved
	7:0	Wait Clock Cycles Set the waiting time in DRQ mode
Link	31:2	The address of the next group descriptor, the lower 30 bits of the word address
	1:0	The address of the next group descriptor, the higher 2 bits of the word address

From the above table, you can get:

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Real DMA source address (in byte mode) = {Parameter [17:16], Source Address [31:0]};

Real DMA destination address (in byte mode) = {Parameter [19:18], Destination Address [31:0]};

Real link address (in byte mode) = {Link [1:0], Link [31:2], 2'b00}.

11.1.3.3 Clock Gating

The DMA_CLK_GATE module can auto control clock gating by hardware, which is mainly used for generating clocks for DMAC sub-modules and some of their circuits.

The DMA_CLK_GATE module consists of two parts: the channel clock gate and the common clock gate.

Channel Clock Gate: When the system accesses the registers of the enabled DMA channels, the channel clock gate will be automatically open. When the system finishes accessing or the DMA data transfer is completed, the channel clock gate will be automatically closed after a 16-HCLK-cycle delay; also, the related circuit clocks, such as channel control and FIFO control, will be closed.

Common Clock Gate: When all the DMA channels are closed, the clock gates of common circuits will be automatically closed. The common circuits include the common circuits of FIFO control modules, MPORT modules, and MBUS.

Whether DMA clock gating can support all the functions stated above or not is decided by software.

11.1.3.4 Interrupts

There are three kinds of DMA interrupts: the half package interrupt, package end interrupt, and queue end interrupt.

- Half package interrupt

When enabled, the DMAC sends out a half package interrupt after transferring half of a package.

- Package end interrupt

When enabled, the DMAC sends out a package end interrupt after transferring a complete package.

- Queue end interrupt

When enabled, the DMAC sends out a queue end interrupt after transferring a complete queue.

Notice that when CPU does not respond to the interrupts timely, or two DMA interrupts are generated very closely, the later interrupt may override the former one. As for CPU, the DMAC has only a system interrupt source.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

11.1.3.5 Transfer Mode

The peripherals initiate data transfer by transmitting DMA request signals to the DMAC. After receiving the request signal, the DMAC converts it to the internal DRQ signal and controls the DMA data transfer.

The DMAC supports two data transfer modes: the waiting mode and handshake mode.

Waiting Mode

a) When the DMAC detects a valid external request signal, the DMAC starts to operate the peripheral device. The internal DRQ always holds high before the transferred data amount reaches the transferred block length.

b) When the transferred data amount reaches the transferred block length, the internal DRQ will pull low automatically.

c) The internal DRQ holds low for certain clock cycles (WAIT_CYC), and then the DMAC restarts to detect the external requests. If the external request signal is valid, then the next transfer starts.

Handshake Mode

a) When the DMAC detects a valid external request signal, the DMAC starts to operate the peripheral device. The internal DRQ always holds high before the transferred data amount reaches the transferred block length.

b) When the transferred data amount reaches the transferred block length, the internal DRQ will be pulled down automatically. For the last data transfer of the block, the DMAC sends a DMA Last signal with the DMA commands to the peripheral device. The DMA Last signal will be packed as part of the DMA commands and transmitted on the bus. It is used to inform the peripheral device that it is the end of the data transfer for the current DRQ.

c) When the peripheral device receives the DMA Last signal, it can judge that the data transfer for the current DRQ is finished. To continue the data transfer, it sends a DMA Active signal to the DMAC.

NOTE

A DMA Active signal will be converted to one DRQ signal in the DMA module. To generate multiple DRQs, the peripheral devices need to send out multiple DMA Active signals via the bus protocol.

d) When the DMAC receives the DMA Active signal, it will send back a DMA ACK signal to the peripheral device.

e) When the peripheral device receives the DMA ACK signal, it will wait for all the operations on the local device to be completed, and both the FIFO and DRQ status are refreshed. Then it invalidates the DMA Active signal.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

f) When the DMAC detects the falling edge of the DMA Active signal, it invalidates the corresponding DMA ACK signal, and restarts to detect the external request signals. If a valid request signal is detected, the next data transfer starts.

The following figure shows the workflow of the handshake mode.

Figure 11-4 Workflow of the DMAC Handshake Mode



11.1.3.6 Address Auto-Alignment

For the non-IO devices whose start address is not 32-byte-aligned, the DMAC will align the address to the 32-byte through the burst transfer within 32 bytes, which will improve the DRAM access efficiency.

The following example shows how the DMAC adjusts the address: when the peripheral device of a DMA channel is a non-IO device whose start address is 0x86 (not 32-byte-aligned), the DMAC firstly uses a 26-byte burst transfer to align the address to 0xA0 (32-byte-aligned), and then transfers data by 64-byte burst (the maximum transfer amount that MBUS allows).

The IO devices do not support address alignment, so the bit width of IO devices must match the address offset; otherwise, the DMAC will ignore the inconsistency and directly transmit data of the corresponding bit width to the address.

The address of the DMA descriptor does not support the address auto-alignment. Make sure the address is word-aligned; otherwise the DMAC cannot identify the descriptor.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

11.1.4 Programming Guidelines

11.1.4.1 DMAC Transfer Procedure

The DMAC transfer procedure is as follows.

Step 1 Request DMA channel, and check if the DMA channel is idle by checking if it is enabled. A disabled channel indicates it is idle, while an enabled channel indicates it is busy.

Step 2 Write the descriptor with 6 words into the memory. The descriptor must be word-aligned. For more details, refer to section 11.1.3.2 DMAC Descriptor.

Step 3 Write the start address of the descriptor to DMAC_DESC_ADDR_REG.

Step 4 Enable the DMA channel, and write the corresponding channel to DMAC_EN_REG.

Step 5 The DMA obtains the descriptor information.

Step 6 Start to transmit a package. When half of the package is completed, the DMA sends a Half Package Transfer Interrupt; when a total package is completed, the DMA sends a Package End Transfer Interrupt. This interrupt status can be read by DMAC_IRQ_PEND_REG.

Step 7 Set DMAC_PAU_REG to pause or resume the data transfer.

Step 8 After completing a total package transfer, the DMA decides to start the next package transfer or end the transfer by the link of the descriptor. If the link is 0xFFFFF800, the transfer ends; otherwise, the next package starts to transmit. When the transfer ends, the DMA sends a Queue End Transfer Interrupt.

Step 9 Disable the DMA channel.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 11-5 DMAC Transfer Process



Draft Version

11.1.4.2 DMAC Clock Control

If the DMAC clock is synchronous with the AHB0 clock, enable the DMAC gating bit of AHB0 clock before accessing the DMAC register.

If the reset input signal of the DMAC is asynchronous with AHB0 and is low valid by default, de-assert the reset signal of the DMAC before accessing the DMA register.

To avoid the indefinite state within registers, de-assert the reset signal first, and then enable the gating bit of AHB0.

As the DMAC supports Clock Auto Gating function, it will automatically disable the DMAC clock in the idle state to reduce power consumption. The Clock Auto Gating is enabled by default.

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

11.1.4.3 Interrupt Processing

Follow the steps below to process the DMAC interrupt:

Step 1 Enable interrupt: write the corresponding interrupt enable bit of DMAC_IRQ_EN_REG. The system generates an interrupt when the corresponding condition is satisfied.

Step 2 After entering the interrupt process, write to clear the interrupt pending and execute the process of waiting for the interrupt.

Step 3 Resume the interrupt and continue to execute the interrupted process.

11.1.4.4 Configuring DMAC

To configure the DMAC, follow the guidelines below:

- Make sure the transfer bit width of IO devices is consistent with the offset of the start address.
- The MBUS protocol does not support the read operation of non-integer words. For the devices whose bit width is not word-aligned, after receiving the read command, they should resolve the read command according to their FIFO bit width instead of the command bit width, and ignore the redundant data caused by the inconsistency of the bit width.
- When the DMA transfer is paused, this is equivalent to invalid DRQ. Because there is a certain time delay between DMA transfer commands, the DMAC will not stop data transfer until the DMAC finishes processing the current command and the commands in Arbiter (at most 32 bytes' data).

DMAC application example:

```
writel (0x00000000, mem_address + 0x00); //Set configurations. The mem_address must be word-aligned.
writel (0x00001000, mem_address + 0x04); // Set the start address for the source device.
writel (0x20000000, mem_address + 0x08); //Set the start address for the destination device.
writel (0x00000020, mem_address + 0x0C); // Set the data package size.
writel (0x00000000, mem_address + 0x10); //Set the parameters.
writel (0xFFFFF800, mem_address + 0x14); //Set the start address for the next descriptor.
writel (mem_address, 0x03002000+ 0x100 + 0x08); //Set the start address for the DMA channel0 descriptor.
do {
If (mem_address == readl (0x03002000 + 0x100 + 0x08));
break;
} while (1);                    //Make sure that the writing operation is valid.
writel (0x000000001, 0x03002000 + 0x100 + 0x00);     // Enable DMA channel0 transfer.
```

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The DMAC supports increasing data package in transfer, pay attention to the following points:

- The 0xFFFFF800 value of DMAC_FDESC_ADDR_REGN indicates that the DMA channel has got back the descriptor of the last package. The DMA channel will automatically stop the data transfer after transferring the current package.
- To add a package during the data transfer, check if the DMA channel has got back the descriptor of the last package. If yes, you cannot add any package in the current queue. Request another DMA channel with a new DRQ to transfer the package. Otherwise, you can add the package by modifying the DMAC_FDESC_ADDR_REGN of the last package from 0xFFFFF800 to the start address of the to-be-added package.

  To ensure that the modification is valid, read the value of DMAC_FDESC_ADDR_REGN after the modification. The value 0xFFFFF800 indicates the modification fails and the other values indicate you have successfully added packages to the queue.

  Another problem is, the system needs some time to process the modification, during which the DMA channel may get back the descriptor of the last package. You can read DMAC_CUR_SRC_REGN and DMAC_CUR_DEST_REGN and check if the increasing memory address accords with the information of the added package. If yes, the package is added successfully; otherwise, the modification failed.

  To ensure a higher rate of success, it is suggested that you add the package before the half package interrupt of the penultimate package.

11.1.5 Register List

Module Name	Base Address
DMAC	0x03002000

Register Name	Offset	Description
DMAC_IRQ_EN_REG0	0x0000	DMAC IRQ Enable Register 0
DMAC_IRQ_EN_REG1	0x0004	DMAC IRQ Enable Register 1
DMAC_IRQ_PEND_REG0	0x0010	DMAC IRQ Pending Status Register 0
DMAC_IRQ_PEND_REG1	0x0014	DMAC IRQ Pending Status Register 1
DMAC_AUTO_GATE_REG	0x0028	DMAC Auto Gating Register
DMAC_STA_REG	0x0030	DMAC Status Register
DMAC_EN_REGN	0x0100 + N*0x0040	DMAC Channel Enable Register N (N = 0 to 15)
DMAC_PAU_REGN	0x0104 + N*0x0040	DMAC Channel Pause Register N (N = 0 to 15)
DMAC_DESC_ADDR_REGN	0x0108 + N*0x0040	DMAC Channel Start Address Register N (N = 0 to 15)
DMAC_CFG_REGN	0x010C + N*0x0040	DMAC Channel Configuration Register N (N = 0 to 15)
DMAC_CUR_SRC_REGN	0x0110 + N*0x0040	DMAC Channel Current Source Register N (N = 0 to 15)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
DMAC_CUR_DEST_REGN	0x0114 + N*0x0040	DMAC Channel Current Destination Register N (N = 0 to 15)
DMAC_BCNT_LEFT_REGN	0x0118 + N*0x0040	DMAC Channel Byte Counter Left Register N (N = 0 to 15)
DMAC_PARA_REGN	0x011C + N*0x0040	DMAC Channel Parameter Register N (N = 0 to 15)
DMAC_MODE_REGN	0x0128 + N*0x0040	DMAC Mode Register N (N = 0 to 15)
DMAC_FDESC_ADDR_REGN	0x012C + N*0x0040	DMAC Former Descriptor Address Register N (N = 0 to 15)
DMAC_PKG_NUM_REGN	0x0130 + N*0x0040	DMAC Package Number Register N (N = 0 to 15)

11.1.6 Register Description

11.1.6.1 0x0000 DMAC IRQ Enable Register 0 (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: DMAC_IRQ_EN_REG0
Bit	Read/Write	Default/Hex	Description
31	/	/	/
30	R/W	0x0	DMA7_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 7 0: Disabled 1: Enabled
29	R/W	0x0	DMA7_PKG_IRQ_EN Enable the package end interrupt of DMA channel 7 0: Disabled 1: Enabled
28	R/W	0x0	DMA7_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 7 0: Disabled 1: Enabled
27	/	/	/
26	R/W	0x0	DMA6_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 6 0: Disabled 1: Enabled
25	R/W	0x0	DMA6_PKG_IRQ_EN Enable the package end interrupt of DMA channel 6 0: Disabled 1: Enabled

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: DMAC_IRQ_EN_REG0
Bit	Read/Write	Default/Hex	Description
24	R/W	0x0	DMA6_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 6 0: Disabled 1: Enabled
23	/	/	/
22	R/W	0x0	DMA5_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 5 0: Disabled 1: Enabled
21	R/W	0x0	DMA5_PKG_IRQ_EN Enable the package end interrupt of DMA channel 5 0: Disabled 1: Enabled
20	R/W	0x0	DMA5_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 5 0: Disabled 1: Enabled
19	/	/	/
18	R/W	0x0	DMA4_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 4 0: Disabled 1: Enabled
17	R/W	0x0	DMA4_PKG_IRQ_EN Enable the package end interrupt of DMA channel 4 0: Disabled 1: Enabled
16	R/W	0x0	DMA4_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 4 0: Disabled 1: Enabled
15	/	/	/
14	R/W	0x0	DMA3_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 3 0: Disabled 1: Enabled
13	R/W	0x0	DMA3_PKG_IRQ_EN Enable the package end interrupt of DMA channel 3 0: Disabled 1: Enabled

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: DMAC_IRQ_EN_REG0
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	DMA3_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 3 0: Disabled 1: Enabled
11	/	/	/
10	R/W	0x0	DMA2_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 2 0: Disabled 1: Enabled
9	R/W	0x0	DMA2_PKG_IRQ_EN Enable the package end interrupt of DMA channel 2 0: Disabled 1: Enabled
8	R/W	0x0	DMA2_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 2 0: Disabled 1: Enabled
7	/	/	/
6	R/W	0x0	DMA1_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 1 0: Disabled 1: Enabled
5	R/W	0x0	DMA1_PKG_IRQ_EN Enable the package end interrupt of DMA channel 1 0: Disabled 1: Enabled
4	R/W	0x0	DMA1_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 1 0: Disabled 1: Enabled
3	/	/	/
2	R/W	0x0	DMA0_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 0 0: Disabled 1: Enabled
1	R/W	0x0	DMA0_PKG_IRQ_EN Enable the package end interrupt of DMA channel 0 0: Disabled 1: Enabled

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: DMAC_IRQ_EN_REG0
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	DMA0_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 0 0: Disabled 1: Enabled

11.1.6.2 0x0004 DMAC IRQ Enable Register 1 (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: DMAC_IRQ_EN_REG1
Bit	Read/Write	Default/Hex	Description
31	/	/	/
30	R/W	0x0	DMA15_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 15 0: Disabled 1: Enabled
29	R/W	0x0	DMA15_PKG_IRQ_EN Enable the package end interrupt of DMA channel 15 0: Disabled 1: Enabled
28	R/W	0x0	DMA15_HALF_IRQ_EN Enable the half package interrupt of DMA channel 15 0: Disabled 1: Enabled
27	/	/	/
26	R/W	0x0	DMA14_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 14 0: Disabled 1: Enabled
25	R/W	0x0	DMA14_PKG_IRQ_EN Enable the package end interrupt of DMA channel 14 0: Disabled 1: Enabled
24	R/W	0x0	DMA14_HALF_IRQ_EN Enable the half package interrupt of DMA channel 14 0: Disabled 1: Enabled
23	/	/	/
22	R/W	0x0	DMA13_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 13 0: Disabled 1: Enabled

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: DMAC_IRQ_EN_REG1
Bit	Read/Write	Default/Hex	Description
21	R/W	0x0	DMA13_PKG_IRQ_EN Enable the package end interrupt of DMA channel 13 0: Disabled 1: Enabled
20	R/W	0x0	DMA13_HALF_IRQ_EN Enable the half package interrupt of DMA channel 13 0: Disabled 1: Enabled
19	/	/	/
18	R/W	0x0	DMA12_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 12 0: Disabled 1: Enabled
17	R/W	0x0	DMA12_PKG_IRQ_EN Enable the package end interrupt of DMA channel 12 0: Disabled 1: Enabled
16	R/W	0x0	DMA12_HALF_IRQ_EN Enable the half package interrupt of DMA channel 12 0: Disabled 1: Enabled
15	/	/	/
14	R/W	0x0	DMA11_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 11 0: Disabled 1: Enabled
13	R/W	0x0	DMA11_PKG_IRQ_EN Enable the package end interrupt of DMA channel 11 0: Disabled 1: Enabled
12	R/W	0x0	DMA11_HALF_IRQ_EN Enable the half package interrupt of DMA channel 11 0: Disabled 1: Enabled
11	/	/	/
10	R/W	0x0	DMA10_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 10 0: Disabled 1: Enabled

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: DMAC_IRQ_EN_REG1
Bit	Read/Write	Default/Hex	Description
9	R/W	0x0	DMA10_PKG_IRQ_EN Enable the package end interrupt of DMA channel 10 0: Disabled 1: Enabled
8	R/W	0x0	DMA10_HALF_IRQ_EN Enable the half package interrupt of DMA channel 10 0: Disabled 1: Enabled
7	/	/	/
6	R/W	0x0	DMA9_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 9 0: Disabled 1: Enabled
5	R/W	0x0	DMA9_PKG_IRQ_EN Enable the package end interrupt of DMA channel 9 0: Disabled 1: Enabled
4	R/W	0x0	DMA9_HALF_IRQ_EN Enable the half package interrupt of DMA channel 9 0: Disabled 1: Enabled
3	/	/	/
2	R/W	0x0	DMA8_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 8 0: Disabled 1: Enabled
1	R/W	0x0	DMA8_PKG_IRQ_EN Enable the package end interrupt of DMA channel 8 0: Disabled 1: Enabled
0	R/W	0x0	DMA8_HALF_IRQ_EN Enable the half package interrupt of DMA channel 8 0: Disabled 1: Enabled

11.1.6.3 0x0010 DMAC IRQ Pending Status Register 0 (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
31	/	/	/

Draft Version

Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
30	R/W1C	0x0	DMA7_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 7. Write 1 to clear the pending status. 0: No effect 1: Pending
29	R/W1C	0x0	DMA7_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 7. Write 1 to clear the pending status. 0: No effect 1: Pending
28	R/W1C	0x0	DMA7_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 7. Write 1 to clear the pending status. 0: No effect 1: Pending
27	/	/	/
26	R/W1C	0x0	DMA6_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 6. Write 1 to clear the pending status. 0: No effect 1: Pending
25	R/W1C	0x0	DMA6_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 6. Write 1 to clear the pending status. 0: No effect 1: Pending
24	R/W1C	0x0	DMA6_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 6. Write 1 to clear the pending status. 0: No effect 1: Pending
23	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
22	R/W1C	0x0	DMA5_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 5. Write 1 to clear the pending status. 0: No effect 1: Pending
21	R/W1C	0x0	DMA5_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 5. Write 1 to clear the pending status. 0: No effect 1: Pending
20	R/W1C	0x0	DMA5_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 5. Write 1 to clear the pending status. 0: No effect 1: Pending
19	/	/	/
18	R/W1C	0x0	DMA4_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 4. Write 1 to clear the pending status. 0: No effect 1: Pending
17	R/W1C	0x0	DMA4_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 4. Write 1 to clear the pending status. 0: No effect 1: Pending
16	R/W1C	0x0	DMA4_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 4. Write 1 to clear the pending status. 0: No effect 1: Pending
15	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
14	R/W1C	0x0	DMA3_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 3. Write 1 to clear the pending status. 0: No effect 1: Pending
13	R/W1C	0x0	DMA3_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 3. Write 1 to clear the pending status. 0: No effect 1: Pending
12	R/W1C	0x0	DMA3_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 3. Write 1 to clear the pending status. 0: No effect 1: Pending
11	/	/	/
10	R/W1C	0x0	DMA2_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 2. Write 1 to clear the pending status. 0: No effect 1: Pending
9	R/W1C	0x0	DMA2_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 2. Write 1 to clear the pending status. 0: No effect 1: Pending
8	R/W1C	0x0	DMA2_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 2. Write 1 to clear the pending status. 0: No effect 1: Pending
7	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
6	R/W1C	0x0	DMA1_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 1. Write 1 to clear the pending status. 0: No effect 1: Pending
5	R/W1C	0x0	DMA1_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 1. Write 1 to clear the pending status. 0: No effect 1: Pending
4	R/W1C	0x0	DMA1_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 1. Write 1 to clear the pending status. 0: No effect 1: Pending
3	/	/	/
2	R/W1C	0x0	DMA0_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 0. Write 1 to clear the pending status. 0: No effect 1: Pending
1	R/W1C	0x0	DMA0_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 0. Write 1 to clear the pending status. 0: No effect 1: Pending
0	R/W1C	0x0	DMA0_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 0. Write 1 to clear the pending status. 0: No effect 1: Pending

11.1.6.4 0x0014 DMAC IRQ Pending Status Register 1 (Default Value: 0x0000_0000)

Offset: 0x0014	Register Name: DMAC_IRQ_PEND_REG1

Draft Version

Bit	Read/Write	Default/Hex	Description
31	/	/	/
30	R/W1C	0x0	DMA15_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 15. Write 1 to clear the pending status. 0: No effect 1: Pending
29	R/W1C	0x0	DMA15_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 15. Write 1 to clear the pending status. 0: No effect 1: Pending
28	R/W1C	0x0	DMA15_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 15. Write 1 to clear the pending status. 0: No effect 1: Pending
27	/	/	/
26	R/W1C	0x0	DMA14_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 14. Write 1 to clear the pending status. 0: No effect 1: Pending
25	R/W1C	0x0	DMA14_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 14. Write 1 to clear the pending status. 0: No effect 1: Pending
24	R/W1C	0x0	DMA14_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 14. Write 1 to clear the pending status. 0: No effect 1: Pending
23	/	/	/

Draft Version

22	R/W1C	0x0	DMA13_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 13. Write 1 to clear the pending status. 0: No effect 1: Pending
21	R/W1C	0x0	DMA13_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 13. Write 1 to clear the pending status. 0: No effect 1: Pending.
20	R/W1C	0x0	DMA13_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 13. Write 1 to clear the pending status. 0: No effect 1: Pending
19	/	/	/
18	R/W1C	0x0	DMA12_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 12. Write 1 to clear the pending status. 0: No effect 1: Pending
17	R/W1C	0x0	DMA12_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 12. Write 1 to clear the pending status. 0: No effect 1: Pending
16	R/W1C	0x0	DMA12_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 12. Write 1 to clear the pending status. 0: No effect 1: Pending
15	/	/	/
14	R/W1C	0x0	DMA11_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 11. Write 1 to clear the pending status. 0: No effect 1: Pending

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13	R/W1C	0x0	DMA11_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 11. Write 1 to clear the pending status. 0: No effect 1: Pending
12	R/W1C	0x0	DMA11_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 11. Write 1 to clear the pending status. 0: No effect 1: Pending
11	/	/	/
10	R/W1C	0x0	DMA10_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 10. Write 1 to clear the pending status. 0: No effect 1: Pending
9	R/W1C	0x0	DMA10_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 10. Write 1 to clear the pending status. 0: No effect 1: Pending
8	R/W1C	0x0	DMA10_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 10. Write 1 to clear the pending status. 0: No effect 1: Pending
7	/	/	/
6	R/W1C	0x0	DMA9_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 9. Write 1 to clear the pending status. 0: No effect 1: Pending
5	R/W1C	0x0	DMA9_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 9. Write 1 to clear the pending status. 0: No effect 1: Pending

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4	R/W1C	0x0	DMA9_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 9. Write 1 to clear the pending status. 0: No effect 1: Pending
3	/	/	/
2	R/W1C	0x0	DMA8_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 8. Write 1 to clear the pending status. 0: No effect 1: Pending
1	R/W1C	0x0	DMA8_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 8. Write 1 to clear the pending status. 0: No effect 1: Pending
0	R/W1C	0x0	DMA8_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 8. Write 1 to clear the pending status. 0: No effect 1: Pending

11.1.6.5 0x0028 DMAC Auto Gating Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: DMAC_AUTO_GATE_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	DMA_MCLK_CIRCUIT Auto gating bit of DMA MCLK interface circuit 0: Auto gating enabled 1: Auto gating disabled
1	R/W	0x0	DMA_COMMON_CIRCUIT Auto gating bit of DMA common circuit 0: Auto gating enabled 1: Auto gating disabled
0	R/W	0x0	DMA_CHAN_CIRCUIT Auto gating bit of DMA channel circuit 0: Auto gating enabled 1: Auto gating disabled

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

NOTE

When initializing the DMA Controller, the bit [2] should be set up.

11.1.6.6 0x0030 DMAC Status Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: DMAC_STA_REG
Bit	Read/Write	Default/Hex	Description
31	R	0x0	MBUS FIFO STATUS 0: Empty 1: Not Empty
30:16	/	/	/
15:0	R	0x0	DMA_STATUS DMA Channel [15:0] Status The meaning of each bit: 0: Idle 1: Busy

11.1.6.7 0x0100 + N*0x0040 DMAC Channel Enable Register N (Default Value: 0x0000_0000)

Offset: 0x0100 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_EN_REGN
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	DMA_EN DMA Channel Enable 0: Disabled 1: Enabled

11.1.6.8 0x0104 + N*0x0040 DMAC Channel Pause Register N (Default Value: 0x0000_0000)

Offset: 0x0104 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_PAU_REGN
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	DMA_PAUSE Pause the DMA Channel Transfer Data 0: Resume Transferring 1: Pause Transferring

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

11.1.6.9 0x0108 + N*0x0040 DMAC Channel Descriptor Address Register N (Default Value: 0x0000_0000)

Offset: 0x0108 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_DESC_ADDR_REGN
Bit	Read/Write	Default/Hex	Description
31:2	R/W	0x0	DMA_DESC_ADDR Lower 30 bits of DMA channel descriptor address The descriptor address must be word-aligned.
1:0	R/W	0x0	DMA_DESC_HIGH_ADDR Higher 2 bits of DMA channel descriptor high address The real address is as follows. DMA Channel Descriptor Address = {bit[1:0], bit[31:2], 2'b00}

11.1.6.10 0x010C + N*0x0040 DMAC Channel Configuration Register N (Default Value: 0x0000_0000)

Offset: 0x010C + N*0x0040 (N = 0 to 15)			Register Name: DMAC_CFG_REGN
Bit	Read/Write	Default/Hex	Description
31	/	/	/
30	R	0x0	BMODE_SEL 0: Normal Mode 1: BMODE
29:27	/	/	/
26:25	R	0x0	DMA_DEST_DATA_WIDTH DMA Destination Data Width 00: 8-bit 01: 16-bit 10: 32-bit 11: 64-bit
24	R	0x0	DMA_ADDR_MODE DMA Destination Address Mode 0: Linear Mode 1: IO Mode
23:22	R	0x0	DMA_DEST_BLOCK_SIZE DMA Destination Block Size 00: 1 01: 4 10: 8 11: 16

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x010C + N*0x0040 (N = 0 to 15)			Register Name: DMAC_CFG_REGN
Bit	Read/Write	Default/Hex	Description
21:16	R	0x0	DMA_DEST_DRQ_TYPE DMA Destination DRQ Type The details in DRQ Type and Port Corresponding Relation.
15:11	/	/	/
10:9	R	0x0	DMA_SRC_DATA_WIDTH DMA Source Data Width 00: 8-bit 01: 16-bit 10: 32-bit 11: 64-bit
8	R	0x0	DMA_SRC_ADDR_MODE DMA Source Address Mode 0: Linear Mode 1: IO Mode
7:6	R	0x0	DMA_SRC_BLOCK_SIZE DMA Source Block Size 00: 1 01: 4 10: 8 11: 16
5:0	R	0x0	DMA_SRC_DRQ_TYPE DMA Source DRQ Type The details in DRQ Type and Port Corresponding Relation.

11.1.6.11 0x0110 + N*0x0040 DMAC Channel Current Source Address Register N (Default Value: 0x0000_0000)

Offset: 0x0110 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_CUR_SRC_REGN
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	DMA_CUR_SRC DMA Channel Current Source Address.

Draft Version
ALLWINNER

11.1.6.12 0x0114 + N*0x0040 DMAC Channel Current Destination Address Register N (Default Value: 0x0000_0000)

Offset: 0x0114 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_CUR_DEST_REGN
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	DMA_CUR_DEST DMA Channel Current Destination Address.

11.1.6.13 0x0118 + N*0x0040 DMAC Channel Byte Counter Left Register N (Default Value: 0x0000_0000)

Offset: 0x0118 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_BCNT_LEFT_REGN
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24:0	R	0x0	DMA_BCNT_LEFT DMA Channel Byte Counter Left.

11.1.6.14 0x011C + N*0x0040 DMAC Channel Parameter Register N (Default Value: 0x0000_0000)

Offset: 0x011C + N*0x0040 (N = 0 to 15)			Register Name: DMAC_PARA_REGN
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R	0x0	WAIT_CYC Wait Clock Cycles

11.1.6.15 0x0128 + N*0x0040 DMAC Mode Register N (Default Value: 0x0000_0000)

Offset: 0x0128 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_MODE_REGN
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3	R/W	0x0	DMA_DST_MODE Destination Communication Mode Select 0: Waiting mode 1: Handshake mode

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0128 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_MODE_REGN
Bit	Read/Write	Default/Hex	Description
2	R/W	0x0	DMA_SRC_MODE Source Communication Mode Select 0: Waiting mode 1: Handshake mode
1:0	/	/	/

11.1.6.16 0x012C + N*0x0040 DMAC Former Descriptor Address Register N (Default Value: 0x0000_0000)

Offset: 0x012C + N*0x0040 (N = 0 to 15)			Register Name: DMAC_FDESC_ADDR_REGN
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	DMA_FDESC_ADDR This register is used to store the former value of DMA Channel Descriptor Address Register.

11.1.6.17 0x0130 + N*0x0040 DMAC Package Number Register N (Default Value: 0x0000_0000)

Offset: 0x0130 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_PKG_NUM_REGN
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	DMA_PKG_NUM This register records the number of packages which has been completed in one transmission.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

12 Video&Graphic Engine

12.1 Video Encoder

The Video Encoding supports JPEG/MJPEG encoding (JPGE).The JPGE is a high-performance JPEG encoder implemented by using hardware. It supports 64-megapixel snapshot or HD MJPEG encoding.

The JPGE has the following features:

- Supports ISO/IEC 10918-1 (CCITT T.81) baseline process (DCT sequential) encoding
- Encodes the pictures in the chrominance sampling format of YCbCr4:2:0 and YCbCr4:2:2
- Supports multiple input picture formats:
  - NV12/NV21/YUV420SP
  - NU12/NU21/YVU420SP
  - YU12/YUV420P
  - YV12/YVU420P
  - NV16/YUV422SP
  - NV61/YVU422SP
  - YU16/YUV422P
  - YV16/YVU422P
  - ARGB8888/RGBA8888/ABGR8888/BGRA8888
- Supports JPEG encoding with the performance of 1920x1080@60fps
- Supports configurable picture resolutions
  - Minimum picture resolution: 16 x 16
  - Maximum picture resolution: 8192x8192
- Supports the picture width or height step of 16
- Supports configurable quantization tables for the Y component, Cb component and Cr component respectively
- Supports the MJPEG output bit rate ranging from 2 kbit/s to 60 Mbit/s

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

12.2 Video Decoder

The Video Decoder has the following features:

12.2.1 Video Decoding

- H.265/HEVC Main profile@Level5.1
  - Supports 3840 x 2160@30fps
  - Supported image size is from 32x32 pixels to 4096x4096 pixels
- H.264/AVC BP/MP/HP@level5.1
  - Supports 3840 x 2160@24fps
  - Supported image size is from 64x64 pixels to 3840x2160 pixels
- MPEG-1 decoding
  - Up to 1920x1080@60fps
  - Maximum image size: 1920x1088
- MPEG-2 SP@ML,MP@HL
  - Up to 1920x1080@60fps
  - Maximum image size: 3840x2160
- MPEG-4 SP@L0-3,ASP@L0-5
  - Supports GMC
  - Supports short header
  - Up to 1920x1080@60fps
  - Maximum image size: 3840x2160
- H.263 decoding
  - Up to 1920x1080@60fps
  - Maximum image size: 1920x1088
- VC-1 SP@ML,MP@HL,AP@L0-4
  - Up to 1920x1080@60fps
  - Maximum image size: 2048x2048

12.2.2 Image Decoding

JPEG supports 1920x1080@60fps decoding and maximum image size is 1920x1088.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

12.3 Display Engine (DE)

The Display Engine (DE) is a hardware composer to transfer image layers from a local bus or a video buffer to the LCD interface. The DE supports many overlay windows to blend, and supports video post-processing in the video channel.

The DE has the following features:

- Output size up to 2048 x 2048
- Supports two alpha blending channels for main display
- Supports four overlay layers in each channel, and has an independent scaler
- Supports potter-duff compatible blending operation
- Support LBC buffer decoder for YUV420
- Supports dither output to TCON
- Supports input format Semi-planar YUV422/YUV420/YUV411 and Planar YUV422/YUV420/YUV411, ARGB8888/XRGB8888/RGB888/ARGB4444/ARGB1555/RGB565/palette
- Supports Awonder1.1 Lite for excellent display experience
  - Adaptive luminance de-noising for compression noise or mosquito noise for yuv420/422 input
  - Adaptive horizontal detail/edge enhancement
  - Hue gain, Saturation gain, and Value gain controlled
  - Fully programmable color matrix
  - Dynamic gamma
  - 17x17x17 programmable LUT for 3D color management
  - global dynamic contrast enhancement
  - Color temperature tuning/Auto white balance
- Supports write back only for verification
- Support RCQ to configure registers
- Support key-stone correction

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

12.4 Keystone Correction (KSC)

KSC is the keystone correction algorithm.This algorithm is used to correct the keystone distortion of projected image caused by the installation misalignment of the projector.

KSC supports online mode and offline mode:

Online Mode

when running in online mode, it has the following features:

- Data format: RGB888/YUV444, 8bit
- Internal sampling data format: YUV422SP,8bit
- Keystone correction
- Minimum shrink ratio is about 0.1x
- Image up-scaler (up to 8x)
- image edge anti-aliasing
- image sharpening
- 180 degrees' rotation
- Support horizontal/vertical flip
- Resolution and performance:
  - Input resolution: 64x64-2048x2048
  - Output resolution: 64x64-2048x2048
  - Performance up to 1080P@60fps

Offline Mode

When running in offline mode, it can be used independently as an offline module, which read data from DDR for calculation, and then write data to DDR. In offline mode, it has the following features:

- Data format: 8bits, ARGB8888/RGBA8888/ABGR8888/BGRA8888
- Support image arbitrary angle rotate function: [-360°,360°]
- Resolution and performance:
  - Input resolution: 64x64-2048x2048
  - Output resolution: 64x64-2048x2048
  - Performance up to 1080P@30fps

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

12.5 De-interlacer (DI)

The De-interlacer (DI) converts the interlaced input video frame to progressive video frame.

The DI has the following features:

- Supports YUV420 (Planar/NV12/NV21) and YUV422 (Planar/NV16/NV61) data format
- Supports video resolution from 32 x 32 to 2048 x 1280 pixel
- Supports Inter-field interpolation/motion adaptive de-interlace method
- Performance: module clock 600 MHz for 1080p@60Hz YUV420

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

12.6 Graphic 2D (G2D)

The Graphic 2D (G2D) engine is hardware accelerator for 2D graphic.

The G2D has the following features:

- Supports mixer layer size up to 2048 x 2048 pixels, and rotation size up to 4096x4096 pixels
- Supports pre-multiply alpha image data
- Supports color key
- Supports two pipes Porter-Duff alpha blending
- Supports multiple video formats 4:2:0, 4:2:2, 4:1:1 and multiple pixel formats (8/16/24/32 bits graphics layer)
- Supports memory scan order option
- Supports any format convert function
- Supports 1/16× to 32× resize ratio
- Supports 32-phase 8-tap horizontal anti-alias filter and 32-phase 4-tap vertical anti-alias filter
- Supports window clip
- Supports FillRectangle, BitBlit, StretchBlit and MaskBlit
- Supports horizontal and vertical flip, clockwise 0/90/180/270 degree rotate for normal buffer

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13 Camera & Display Interfaces

13.1 CSIC

13.1.1 Overview

The CMOS Sensor Interface Controller (CSIC) is an image or video data receiver, which can receive image or video data via camera interface and store the data in memory directly.

The CSIC includes the following features:

- Supports 8-bit digital camera interface
- Supports BT656 Interface
  - Supports time-multiplexed format
  - Supports dual data rate sample mode with pixel clock up to 148.5 MHz
- Supports BT601 Interface
- Supports crop function
- Supports frame rate down
- Supports 2 DMA for 2 video stream storage
  - Supports de-interlacing for interlace video input
  - Supports conversion from YUV422 to YUV420, YUV422 to YUV400, YUV420 to YUV400
  - Supports horizontal and vertical flip

13.1.2 Block Diagram

The following figure shows block diagram of the CSIC.

Figure 13-1 CSIC Block Diagram



Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.3 External Signals

Table 13-1 CSIC External Signals

Signal Name	Description	Type
NCSI0-PCLK	Parallel CSI Pixel Clock	I
NCSI0-MCLK	Parallel CSI Master Clock	O
NCSI0-HSYNC	Parallel CSI Horizontal Synchronous	I
NCSI0-VSYNC	Parallel CSI Vertical Synchronous	I
NCSI0-FIELD	Parallel CSI Field Index	I
NCSI0-D[7:0]	Parallel CSI Data Bit	I

13.1.4 Functional Description

13.1.4.1 CSIC FIFO Distribution

Table 13-2 CSIC FIFO Distribution

Interface	MIPI Interface		
Input format	YUV422		Raw
Output format	Planar	UV combined	Raw/RGB/PRGB
CH0_FIFO0	Y	Y	All pixels data
CH0_FIFO1	Cb (U)	CbCr (UV)	-
CH0_FIFO2	Cr (V)	-	-

13.1.4.2 Pixel Format Arrangement

Figure 13-2 RAW-10 Format



Figure 13-3 RAW-12 Format



Figure 13-4 YUV-10 Format



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 13-5 RGB888 Format



Figure 13-6 PRGB888 Format



Figure 13-7 RGB565 Format



13.1.4.3 Offset Definition

Offset in horizontal and vertical can be added when receiving image. Unit is pixel.

For YUV422 format, pixel unit is a YU/YV combination.

For YUV420 format, pixel unit is a YU/YV combination in YC line, and only a Y in Y line.

For Bayer and RAW format, pixel unit is a R/G/B single component.

For RGB565, pixel unit is 2 bytes of RGB565 package.

For RGB888, pixel unit is 3 bytes of RGB combination.

13.1.4.4 Flip Definition

Both horizontal and vertical flip are supported at the same time. This function is implemented in the process of each FIFO writing data to memory, only flipping the data of separate FIFO, not changing component to FIFO distribution.

If horizontal flip is enabled, one or more pixels will be took as a unit:

For YUV format, a unit of $Y_0U_0Y_1V_1$ will parser and flip the Y component in one channel, and UV will be treated as a whole. In planar output mode, U and V will be flipped separately. In UV combined output mode, UV will be flipped as a whole. So, a sequence of $Y_1U_0Y_0V_1$ will be.

For Bayer_raw format, situation is much like. A GR/BG sequence will be changed to BG/RG. A unit of square has four pixels.

For RGB565/RGB888, one unit of two/three bytes of component will be flipped with original sequence.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.5 Register List

Module Name	Base Address
CSIC_CCU	0x05800000
CSIC_TOP	0x05800800
CSIC_PARSER0	0x05801000
CSIC_DMA0	0x05809000
CSIC_DMA1	0x05809200

13.1.5.1 CSIC_CCU Register List

Module Name	Base Address
CSIC_CCU	0x05800000

Register Name	Offset	Register Description
CCU_CLK_MODE_REG	0x0000	CCU Clock Mode Register
CCU_PARSER_CLK_EN_REG	0x0004	CCU Parser Clock Enable Register
CCU_POST0_CLK_EN_REG	0x000C	CCU Post0 Clock Enable Register

13.1.5.2 CSIC_TOP Register List

Module Name	Base Address
CSIC_TOP	0x05800800

Register Name	Offset	Register Description
CSIC_TOP_EN_REG	0x0000	CSIC TOP Enable Register
CSIC_PTN_GEN_EN_REG	0x0004	CSIC Pattern Generation Enable Register
CSIC_PTN_CTRL_REG	0x0008	CSIC Pattern Control Register
CSIC_PTN_LEN_REG	0x0020	CSIC Pattern Generation Length Register
CSIC_PTN_ADDR_REG	0x0024	CSIC Pattern Generation Address Register
CSIC_PTN_ISP_SIZE_REG	0x0028	CSIC Pattern ISP Size Register
CSIC_DMA0_INPUT_SEL_REG	0x00A0	CSIC DMA0 Input Select Register
CSIC_DMA1_INPUT_SEL_REG	0x00A4	CSIC DMA1 Input Select Register
CSIC_BIST_CS_REG	0x00DC	CSIC BIST CS Register
CSIC_BIST_CTRL_REG	0x00E0	CSIC BIST Control Register
CSIC_BIST_START_ADDR_REG	0x00E4	CSIC BIST Start Address Register
CSIC_BIST_END_ADDR_REG	0x00E8	CSIC BIST End Address Register
CSIC_BIST_DATA_MASK_REG	0x00EC	CSIC BIST Data Mask Register
CSIC_MBUS_REQ_MAX_REG	0x00F0	CSIC MBUS REQ MAX Register
CSIC_MULF_MOD_REG	0x0100	CSIC Multi-Frame Mode Register
CSIC_MULF_INT_REG	0x0104	CSIC Multi-Frame Interrupt Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.5.3 CSIC_PARSER Register List

Module Name	Base Address
CSIC_PARSER0	0x05801000

Register Name	Offset	Register Description
PRS_EN_REG	0x0000	Parser Enable Register
PRS_NCSIC_IF_CFG_REG	0x0004	Parser NCSIC Interface Configuration Register
PRS_CAP_REG	0x000C	Parser Capture Register
CSIC_PRS_SIGNAL_STA_REG	0x0010	CSIC Parser Signal Status Register
CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG	0x0014	CSIC Parser NCSIC BT656 Header Configuration Register
PRS_CH0_INFMT_REG	0x0024	Parser Channel_0 Input Format Register
PRS_CH0_OUTPUT_HSIZE_REG	0x0028	Parser Channel_0 Output Horizontal Size Register
PRS_CH0_OUTPUT_VSIZE_REG	0x002C	Parser Channel_0 Output Vertical Size Register
PRS_CH0_INPUT_PARA0_REG	0x0030	Parser Channel_0 Input Parameter0 Register
PRS_CH0_INPUT_PARA1_REG	0x0034	Parser Channel_0 Input Parameter1 Register
PRS_CH0_INPUT_PARA2_REG	0x0038	Parser Channel_0 Input Parameter2 Register
PRS_CH0_INPUT_PARA3_REG	0x003C	Parser Channel_0 Input Parameter3 Register
PRS_CH0_INT_EN_REG	0x0040	Parser Channel_0 Interrupt Enable Register
PRS_CH0_INT_STA_REG	0x0044	Parser Channel_0 Interrupt Status Register
PRS_CH0_LINE_TIME_REG	0x0048	Parser Channel_0 Line Time Register
PRS_CH1_INFMT_REG	0x0124	Parser Channel_1 Input Format Register
PRS_CH1_OUTPUT_HSIZE_REG	0x0128	Parser Channel_1 Output Horizontal Size Register
PRS_CH1_OUTPUT_VSIZE_REG	0x012C	Parser Channel_1 Output Vertical Size Register
PRS_CH1_INPUT_PARA0_REG	0x0130	Parser Channel_1 Input Parameter0 Register
PRS_CH1_INPUT_PARA1_REG	0x0134	Parser Channel_1 Input Parameter1 Register
PRS_CH1_INPUT_PARA2_REG	0x0138	Parser Channel_1 Input Parameter2 Register

Draft Version
ALLWINNER

Register Name	Offset	Register Description
PRS_CH1_INPUT_PARA3_REG	0x013C	Parser Channel_1 Input Parameter3 Register
PRS_CH1_INT_EN_REG	0x0140	Parser Channel_1 Interrupt Enable Register
PRS_CH1_INT_STA_REG	0x0144	Parser Channel_1 Interrupt Status Register
PRS_CH1_LINE_TIME_REG	0x0148	Parser Channel_1 Line Time Register
PRS_CH2_INFMT_REG	0x0224	Parser Channel_2 Input Format Register
PRS_CH2_OUTPUT_HSIZE_REG	0x0228	Parser Channel_2 Output Horizontal Size Register
PRS_CH2_OUTPUT_VSIZE_REG	0x022C	Parser Channel_2 Output Vertical Size Register
PRS_CH2_INPUT_PARA0_REG	0x0230	Parser Channel_2 Input Parameter0 Register
PRS_CH2_INPUT_PARA1_REG	0x0234	Parser Channel_2 Input Parameter1 Register
PRS_CH2_INPUT_PARA2_REG	0x0238	Parser Channel_2 Input Parameter2 Register
PRS_CH2_INPUT_PARA3_REG	0x023C	Parser Channel_2 Input Parameter3 Register
PRS_CH2_INT_EN_REG	0x0240	Parser Channel_2 Interrupt Enable Register
PRS_CH2_INT_STA_REG	0x0244	Parser Channel_2 Interrupt Status Register
PRS_CH2_LINE_TIME_REG	0x0248	Parser Channel_2 Line Time Register
PRS_CH3_INFMT_REG	0x0324	Parser Channel_3 Input Format Register
PRS_CH3_OUTPUT_HSIZE_REG	0x0328	Parser Channel_3 Output Horizontal Size Register
PRS_CH3_OUTPUT_VSIZE_REG	0x032C	Parser Channel_3 Output Vertical Size Register
PRS_CH3_INPUT_PARA0_REG	0x0330	Parser Channel_3 Input Parameter0 Register
PRS_CH3_INPUT_PARA1_REG	0x0334	Parser Channel_3 Input Parameter1 Register
PRS_CH3_INPUT_PARA2_REG	0x0338	Parser Channel_3 Input Parameter2 Register
PRS_CH3_INPUT_PARA3_REG	0x033C	Parser Channel_3 Input Parameter3 Register
PRS_CH3_INT_EN_REG	0x0340	Parser Channel_3 Interrupt Enable Register
PRS_CH3_INT_STA_REG	0x0344	Parser Channel_3 Interrupt Status Register
PRS_CH3_LINE_TIME_REG	0x0348	Parser Channel_3 Line Time Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Register Description
CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG	0x0500	CSIC Parser NCSIC RX Signal0 Delay Adjust Register
CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG	0x0514	CSIC Parser NCSIC RX Signal5 Delay Adjust Register
CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_REG	0x0518	CSIC Parser NCSIC RX Signal6 Delay Adjust Register

13.1.5.4 CSIC_DMA Register List

Module Name	Base Address
CSIC_DMA0	0x05809000
CSIC_DMA1	0x05809200

Register Name	Offset	Register Description
CSIC_DMA_EN_REG	0x0000	CSIC DMA Enable Register
CSIC_DMA_CFG_REG	0x0004	CSIC DMA Configuration Register
CSIC_DMA_HSIZE_REG	0x0010	CSIC DMA Horizontal Size Register
CSIC_DMA_VSIZE_REG	0x0014	CSIC DMA Vertical Size Register
CSIC_DMA_F0_BUFA_REG	0x0020	CSIC DMA FIFO 0 Output Buffer-A Address Register
CSIC_DMA_F0_BUFA_RESULT_REG	0x0024	CSIC DMA FIFO 0 Output Buffer-A Address Result Register
CSIC_DMA_F1_BUFA_REG	0x0028	CSIC DMA FIFO 1 Output Buffer-A Address Register
CSIC_DMA_F1_BUFA_RESULT_REG	0x002C	CSIC DMA FIFO 1 Output Buffer-A Address Result Register
CSIC_DMA_F2_BUFA_REG	0x0030	CSIC DMA FIFO 2 Output Buffer-A Address Register
CSIC_DMA_F2_BUFA_RESULT_REG	0x0034	CSIC DMA FIFO 2 Output Buffer-A Address Result Register
CSIC_DMA_BUF_LEN_REG	0x0038	CSIC DMA Buffer Length Register
CSIC_DMA_FLIP_SIZE_REG	0x003C	CSIC DMA Flip Size Register
CSIC_DMA_VI_TO_TH0_REG	0x0040	CSIC DMA Video Input Timeout Threshold0 Register
CSIC_DMA_VI_TO_TH1_REG	0x0044	CSIC DMA Video Input Timeout Threshold1 Register
CSIC_DMA_VI_TO_CNT_VAL_REG	0x0048	CSIC DMA Video Input Timeout Counter Value Register
CSIC_DMA_CAP_STA_REG	0x004C	CSIC DMA Capture Status Register
CSIC_DMA_INT_EN_REG	0x0050	CSIC DMA Interrupt Enable Register
CSIC_DMA_INT_STA_REG	0x0054	CSIC DMA Interrupt Status Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Register Description
CSIC_DMA_LINE_CNT_REG	0x0058	CSIC DMA Line Counter Register
CSIC_DMA_FRM_CNT_REG	0x005C	CSIC DMA Frame Counter Register
CSIC_DMA_FRM_CLK_CNT_REG	0x0060	CSIC DMA Frame Clock Counter Register
CSIC_DMA_ACC_ITNL_CLK_CNT_REG	0x0064	CSIC DMA Accumulated and Internal Clock Counter Register
CSIC_DMA_FIFO_STAT_REG	0x0068	CSIC DMA FIFO Statistic Register
CSIC_DMA_FIFO_THRS_REG	0x006C	CSIC DMA FIFO Threshold Register
CSIC_DMA_PCLK_STAT_REG	0x0070	CSIC DMA PCLK Statistic Register
CSIC_DMA_BUF_ADDR_FIFO0_ENTRY_REG	0x0080	CSIC DMA BUF Address FIFO0 Entry Register
CSIC_DMA_BUF_ADDR_FIFO1_ENTRY_REG	0x0084	CSIC DMA BUF Address FIFO1 Entry Register
CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG	0x0088	CSIC DMA BUF Address FIFO2 Entry Register
CSIC_DMA_BUF_TH_REG	0x008C	CSIC DMA BUF Threshold Register
CSIC_DMA_BUF_ADDR_FIFO_CON_REG	0x0090	CSIC DMA BUF Address FIFO Content Register
CSIC_DMA_STORED_FRM_CNT_REG	0x0094	CSIC DMA Stored Frame Counter Register
CSIC_FEATURE_REG	0x01F4	CSIC DMA Feature List Register

13.1.6 CCU Register Description

13.1.6.1 0x0000 CCU Clock Mode Register (Default Value:0x8000_0000)

Offset: 0x0000			Register Name: CCU_CLK_MODE_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x1	CCU_CLK_GATING_DISABLE 0: CCU Clock Gating Registers(0x0004-0x0010) effect 1: CCU Clock Gating Registers(0x0004-0x0010) not effect
30:0	/	/	/

13.1.6.2 0x0004 CCU Parser Clock Enable Register (Default Value:0x0000_0000)

Offset: 0x0004			Register Name: CCU_PARSER_CLK_EN_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	MCSI_PARSER0_CLK_ENABLE 0: CSI Parser0 clock disable 1: CSI Parser0 clock enable

Draft Version

13.1.6.3 0x000C CCU Post0 Clock Enable Register (Default Value:0x0000_0000)

Offset: 0x000C			Register Name: CCU_POST0_CLK_EN_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	MCSI_POST0_CLK_ENABLE 0: POST0 clock disable 1: POST0 clock enable
15:2	/	/	/
1	R/W	0x0	MCSI_BK1_CLK_ENABLE 0: BK1 clock disable 1: BK1 clock enable, when MCSI_POST0_CLK_ENABLE is 1
0	R/W	0x0	MCSI_BK0_CLK_ENABLE 0: BK0 clock disable 1: BK0 clock enable, when MCSI_POST0_CLK_ENABLE is 1

13.1.7 CSIC Top Register Description

13.1.7.1 0x0000 CSIC TOP Enable Register (Default Value:0x0000_0000)

Offset: 0x0000			Register Name: CSIC_TOP_EN_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	BIST_MODE_EN 0: Closed 1: EN BIST TEST
1	/	/	/
0	R/W	0x0	CSIC_TOP_EN 0: Reset and disable the CSIC module 1: Enable the CSIC module

13.1.7.2 0x0004 CSIC Pattern Generation Enable Register (Default Value:0x0000_0000)

Offset: 0x0004			Register Name: CSIC_PTN_GEN_EN_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:16	R/W	0x0	PTN_CYCLE Pattern generating cycle counter. The pattern in dram will be generated in cycles of PTN_CYCLE+1.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: CSIC_PTN_GEN_EN_REG
Bit	Read/Write	Default/Hex	Description
15:5	/	/	/
4	R/WAC	0x0	PTN_START CSIC Pattern Generating Start 0: Finish 1: Start Software writes this bit to "1" to start pattern generating from DRAM. When finished, the hardware will clear this bit to "0" automatically. Generating cycles depends on PTN_CYCLE.
3:1	/	/	/
0	R/W	0x0	PTN_GEN_EN Pattern Generation Enable

13.1.7.3 0x0008 CSIC Pattern Control Register (Default Value:0x0000_000F)

Offset: 0x0008			Register Name: CSIC_PTN_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:24	R/W	0x0	PTN_PORT_SEL Pattern Generator output port selection 10: NCSIC0 Others: Reserved
23:22	/	/	/
21:20	R/W	0x0	PTN_GEN_DATA_WIDTH 00:8-bit 01:10-bit 10:12-bit 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: CSIC_PTN_CTRL_REG
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0x0	PTN_MODE Pattern mode selection 0000–0011: Reserved 0100: NCSIC YUV 8 bits' width 0101: NCSIC YUV 16 bits' width 0110: Reserved 0111: Reserved 1000: BT656 8 bits' width 1001: BT656 16 bits' width 1010: Reserved 1011: Reserved 1100: BAYER 12 bits for ISPFE 1101: UYVY422 12 bits for ISPFE 1110: UYVY420 12 bits for ISPFE 1111: Reserved
15:10	/	/	/
9:8	R/W	0x0	PTN_GEN_CLK_DIV Packet generator clock divider
7:0	R/W	0xF	PTN_GEN_DLY Clocks delayed before pattern generating start.

13.1.7.4 0x0020 CSIC Pattern Generation Length Register (Default Value:0x0000_0000)

Offset: 0x0020			Register Name: CSIC_PTN_LEN_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	PTN_LEN The pattern length in byte when generating pattern.

13.1.7.5 0x0024 CSIC Pattern Generation Address Register (Default Value:0x0000_0000)

Offset: 0x0024			Register Name: CSIC_PTN_ADDR_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	PTN_ADDR The pattern DRAM address when generating pattern.

13.1.7.6 0x0028 CSIC Pattern ISP Size Register (Default Value:0x0000_0000)

Offset: 0x0028			Register Name: CSIC_PTN_ISP_SIZE_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0028			Register Name: CSIC_PTN_ISP_SIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x0	HEIGHT Vertical size, only valid for ISP mode pattern generation.
15:13	/	/	/
12:0	R/W	0x0	WIDTH Horizontal size, only valid for ISP mode pattern generation.

13.1.7.7 0x00A0 CSIC DMA0 Input Select Register (Default Value:0x0000_0000)

Offset: 0x00A0			Register Name: CSIC_DMA0_INPUT_SEL_REG
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:0	R/W	0x0	DMA0 INPUT SELECT 0000: Input from ISP0 CH0 0001: Input from ISP0 CH1 0010: Input from ISP0 CH2 0011: Input from ISP0 CH3 Others: Reserved

13.1.7.8 0x00A4 CSIC DMA1 Input Select Register (Default Value:0x0000_0000)

Offset: 0x00A4			Register Name: CSIC_DMA1_INPUT_SEL_REG
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:0	R/W	0x0	DMA1 INPUT SELECT 0000: Input from ISP0 CH0 0001: Input from ISP0 CH1 0010: Input from ISP0 CH2 0011: Input from ISP0 CH3 Others: Reserved

13.1.7.9 0x00DC CSIC BIST CS Register (Default Value:0x0000_0000)

Offset: 0x00DC			Register Name: CSIC_BIST_CS_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/

Draft Version
ALLWINNER

Offset: 0x00DC			Register Name: CSIC_BIST_CS_REG
Bit	Read/Write	Default/Hex	Description
2:0	R/W	0x0	BIST_CS 000: Set when BK0 memory bist 001: Set when BK1 memory bist Others: Reserved

13.1.7.10 0x00E0 CSIC BIST Control Register (Default Value:0x0000_0200)

Offset :0x00E0			Register Name: CSIC_BIST_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15	R	0x0	BIST_ERR_STA BIST Error Status 0: No effect 1: Error
14:12	R	0x0	BIST_ERR_PAT BIST Error Pattern
11:10	R	0x0	BIST_ERR_CYC BIST Error Cycle
9	R	0x1	BIST_STOP BIST STOP 0: Running 1: Stop
8	R	0x0	BIST_BUSY BIST Busy 0: Idle 1: Busy
7:5	R/W	0x0	BIST_REG_SEL BIST REG select
4	R/W	0x0	BIST_ADDR_MODE_SEL BIST Address Mode Select
3:1	R/W	0x0	BIST_WDATA_PAT BIST Write Data Pattern 000: 0x00000000 001: 0x55555555 010: 0x33333333 011: 0x0F0F0F0F 100: 0x00FF00FF 101: 0x0000FFFF others: Reserved

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset :0x00E0			Register Name: CSIC_BIST_CTRL_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	BIST_EN BIST Enable A positive will trigger the BIST to start.

13.1.7.11 0x00E4 CSIC BIST Start Address Register (Default Value:0x0000_0000)

Offset :0x00E4			Register Name: CSIC_BIST_START_ADDR_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	BIST START ADDRESS BIST Start Address. It is 32-bit aligned.

13.1.7.12 0x00E8 CSIC BIST End Address Register (Default Value:0x0000_0000)

Offset :0x00E8			Register Name: CSIC_BIST_END_ADDR_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	BIST END ADDRESS BIST END Address. It is 32-bit aligned.

13.1.7.13 0x00EC CSIC BIST Data Mask Register (Default Value:0x0000_0000)

Offset :0x00EC			Register Name: CSIC_BIST_DATA_MASK_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	BIST_DATA_MASK BIST Data Mask 0: Unmask 1: Mask

13.1.7.14 0x00F0 CSIC MBUS REQ MAX Register (Default Value:0x000F_0F0F)

Offset: 0x00F0			Register Name: CSIC_MBUS_REQ_MAX_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
4:0	R/W	0x0F	MCSI_MEM_REQ_MAX Maximum of request commands for the master granted in MCSI_MEM arbiter is N+1.

13.1.7.15 0x0100 CSIC Multi-Frame Mode Register (Default Value:0x0000_0000)

Offset: 0x0100	Register Name: CSIC_MULF_MOD_REG

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:24	R	0x0	MULF_STATUS
23:16	/	/	/
15:8	R/W	0x0	MULF_CS
7:1	/	/	/
0	R/W	0x0	MULF_EN

13.1.7.16 0x0104 CSIC Multi-Frame Interrupt Register (Default Value:0x0000_0000)

Offset: 0x0104			Register Name: CSIC_MULF_INT_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W1C	0x0	MULF_ERR_PD
16	R/W1C	0x0	MULF_DONE_PD
15:2	/	/	/
1	R/W	0x0	MULF_ERR_EN
0	R/W	0x0	MULF_DONE_EN

13.1.8 Parser Register Description

13.1.8.1 0x0000 Parser Enable Register (Default Value:0x0000_0000)

Offset: 0x0000			Register Name: PRS_EN_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	NCSIC_EN 0: Reset and disable the NCSIC module 1: Enable the NCSIC module
15	R/W	0x0	PCLK_EN 0: Gate PCLK input 1: Enable PCLK input
14:3	/	/	/
2	R/W	0x0	PRS_CH_MODE 0: Parser output channel 0–3 corresponding from input channel 0–3 1: Parser output channel 0–3 all from input channel 0 (MIPI SEHDR)
1	R/W	0x0	PRS_MODE 0: Reserved 1: MCSI

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: PRS_EN_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	PRS_EN 0: Reset and disable the parser module 1: Enable the parser module

13.1.8.2 0x0004 Parser NCSIC Interface Configuration Register (Default Value:0x0105_0080)

Offset: 0x0004			Register Name: PRS_NCSI_IF_CFG_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	YUV420_LINE_ORDER 0: YUV420 input in Y-YC-Y-YC Line Order 1: YUV420 input in YC-Y-YC-Y Line Order
30:28	/	/	/
27:24	R/W	0x1	FIELD_DT_PCLK_SHIFT Only for vsync detected field mode, the odd field permitted pclk shift = 4* FIELD_DT_PCLK_SHIFT
23:20	R/W	0x0	SOURCE TYPE Bit 20–23 corresponding to the SRC_TYPEs for channel0–3 0: Progressed 1: Interlaced
19	R/W	0x0	FIELD Field polarity (For YUV HV timing) 0: Negative (field=0 indicates odd, field=1 indicates even) 1: Positive (field=1 indicates odd, field=0 indicates even) Field sequence (For BT656 timing) 0: Normal sequence (field 0 first) 1: Inverse sequence (field 1 first)
18	R/W	0x1	VREF_POL Vref polarity 0: Negative 1: Positive This register is not applied to CCIR656 interface.
17	R/W	0x0	HERF_POL Href polarity 0: Negative 1: Positive This register is not applied to CCIR656 interface.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: PRS_NCSI_IF_CFG_REG
Bit	Read/Write	Default/Hex	Description
16	R/W	0x1	CLK_POL Data clock type 0: Active in rising edge 1: Active in falling edge
15:14	R/W	0x0	FIELD_DT_MODE (only valid when csi_if is YUV and source type is interlaced) 00: By both field and vsync 01: By field 10: By vsync 11: Reserved
13	R/W	0x0	DDR_SAMPLE_MODE_EN 0: Disable 1: Enable
12:11	R/W	0x0	SEQ_8PLUS2 When select IF_DATA_WIDTH to be 8+2bit, odd/even pixel byte at CSI-D [11:4] will be rearranged to D [11:2] +2'b0 at the actual CSI data bus according to these sequences: 00: 6'bx+D [9:8], D [7:0] 01: D [9:2], 6'bx+D [1:0] 10: D [7:0], D [9:8] +6'bx 11: D[7:0], 6'bx+D[9:8]
10:8	R/W	0x0	IF_DATA_WIDTH 000: 8-bit data bus 001: 10-bit data bus 010: 12-bit data bus 011: 8+2bit data bus 100: 2x8bit data bus Others: Reserved
7:6	R/W	0x2	INPUT_SEQ Input data sequence, only valid for YUV422 and YUV420 input format. All data interleaved in one channel: 00: YUYV 01: YVYU 10: UYVY 11: VYUY Y and UV in separated channel: x0: UV x1: VU

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: PRS_NCSI_IF_CFG_REG
Bit	Read/Write	Default/Hex	Description
5	/	/	/
4:0	R/W	0x0	CSI_IF YUV (separate syncs): 00000: RAW or YUV420/YUYV422 (each cycle one component input) Others: Reserved CCIR656 (embedded syncs): 00100: BT656 1 channel 01100: BT656 2 channels (All data interleaved in one data bus) 01110: BT656 4 channels (All data interleaved in one data bus) Others: Reserved

13.1.8.3 0x000C Parser Capture Register (Default Value:0x0000_0000)

Offset: 0x000C			Register Name: PRS_CAP_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:26	R/W	0x0	CH3_FPS_DS Fps down sample 0: No down sample 1: 1/2 fps, only receives the first frame every 2 frames 2: 1/3 fps, only receives the first frame every 3 frames 3: 1/4 fps, only receives the first frame every 4 frames 4: 1/5 fps, only receives the first frame every 4 frames ..... 15: 1/16 fps, only receives the first frame every 16 frames

Draft Version

Offset: 0x000C			Register Name: PRS_CAP_REG
Bit	Read/Write	Default/Hex	Description
25	R/W	0x0	CH3_VCAP_ON Video capture control: Capture the video image data stream on channel 3. 0: Disable video capture If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO. 1: Enable video capture The CSI starts capturing image data at the start of the next frame.
24	RC/W	0x0	CH3_SCAP_ON Still capture control: Capture a single still image frame on channel 3. 0: Disable still capture 1: Enable still capture The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data. This bit is self-cleared and always reads as a 0.
13:12	/	/	/
21:18	R/W	0x0	CH2_FPS_DS Fps down sample 0: No down sample 1: 1/2 fps, only receives the first frame every 2 frames 2: 1/3 fps, only receives the first frame every 3 frames 3: 1/4 fps, only receives the first frame every 4 frames 4: 1/5 fps, only receives the first frame every 4 frames ..... 15: 1/16 fps, only receives the first frame every 16 frames

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: PRS_CAP_REG
Bit	Read/Write	Default/Hex	Description
17	R/W	0x0	CH2_VCAP_ON Video capture control: Capture the video image data stream on channel 2. 0: Disable video capture If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO. 1: Enable video capture The CSI starts capturing image data at the start of the next frame.
16	RC/W	0x0	CH2_SCAP_ON Still capture control: Capture a single still image frame on channel 2. 0: Disable still capture 1: Enable still capture The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data. This bit is self-cleared and always reads as a 0.
15:14	/	/	/
13:10	R/W	0x0	CH1_FPS_DS Fps down sample 0: No down sample 1: 1/2 fps, only receives the first frame every 2 frames 2: 1/3 fps, only receives the first frame every 3 frames 3: 1/4 fps, only receives the first frame every 4 frames 4: 1/5 fps, only receives the first frame every 4 frames ..... 15: 1/16 fps, only receives the first frame every 16 frames

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: PRS_CAP_REG
Bit	Read/Write	Default/Hex	Description
9	R/W	0x0	CH1_VCAP_ON Video capture control: Capture the video image data stream on channel 1. 0: Disable video capture If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO. 1: Enable video capture The CSI starts capturing image data at the start of the next frame.
8	RC/W	0x0	CH1_SCAP_ON Still capture control: Capture a single still image frame on channel 1. 0: Disable still capture 1: Enable still capture The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data. This bit is self-cleared and always reads as a 0.
7:6	/	/	/
5:2	R/W	0x0	CH0_FPS_DS Fps down sample 0: No down sample 1: 1/2 fps, only receives the first frame every 2 frames 2: 1/3 fps, only receives the first frame every 3 frames 3: 1/4 fps, only receives the first frame every 4 frames 4: 1/5 fps, only receives the first frame every 4 frames ..... 15: 1/16 fps, only receives the first frame every 16 frames

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: PRS_CAP_REG
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	CH0_VCAP_ON Video capture control: Capture the video image data stream on channel 0. 0: Disable video capture If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO. 1: Enable video capture The CSI starts capturing image data at the start of the next frame.
0	RC/W	0x0	CH0_SCAP_ON Still capture control: Capture a single still image frame on channel 0. 0: Disable still capture. 1: Enable still capture The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data. This bit is self-cleared and always reads as a 0.

13.1.8.4 0x0010 Parser Signal Status Register (Default Value:0x0000_0000)

Offset: 0x0010			Register Name: CSIC_PRS_SIGNAL_STA_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R	0x0	PCLK_STA Indicates the pclk status 0: Low 1: High
23:0	R	0x0	DATA_STA Indicates the Dn status (n=0–23), MSB for D23, LSB for D0 0: Low 1: High

13.1.8.5 0x0014 Parser NCSIC BT656 Header Configuration Register (Default Value:0x0302_0100)

Offset: 0x0014	Register Name: CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:24	R/W	0x3	CH3_ID The low 4-bit of BT656 header for channel 3 Only valid in BT656 multi-channel mode
23:20	/	/	/
19:16	R/W	0x2	CH2_ID The low 4-bit of BT656 header for channel 2 Only valid in BT656 multi-channel mode
15:12	/	/	/
11:8	R/W	0x1	CH1_ID The low 4-bit of BT656 header for channel 1 Only valid in BT656 multi-channel mode
7:4	/	/	/
3:0	R/W	0x0	CH0_ID The low 4-bit of BT656 header for channel 0 Only valid in BT656 multi-channel mode

13.1.8.6 0x0024 Parser Channel_0 Input Format Register (Default Value:0x0000_0003)

Offset: 0x0024			Register Name: PRS_CH0_INFMT_REG
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:0	R/W	0x3	INPUT_FMT Input data format 0000: RAW stream 0001: Reserved 0010: Reserved 0011: YUV422 0100: YUV420 Others: Reserved

13.1.8.7 0x0028 Parser Channel_0 Output Horizontal Size Register (Default Value:0x0500_0000)

Offset: 0x0028			Register Name: PRS_CH0_OUTPUT_HSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x500	HOR_LEN Horizontal pixel unit length. Valid pixel of a line.
15:13	/	/	/
12:0	R/W	0x0	HOR_START Horizontal pixel unit start. Pixel is valid from this pixel.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.8.8 0x002C Parser Channel_0 Output Vertical Size Register (Default Value:0x02D0_0000)

Offset: 0x002C			Register Name: PRS_CH0_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x2D0	VER_LEN Valid line number of a frame.
15:13	/	/	/
12:0	R/W	0x0	VER_START Vertical line start. data is valid from this line.

13.1.8.9 0x003C Parser Channel_0 Input Parameter0 Register (Default Value:0x0000_0000)

Offset: 0x0030			Register Name: PRS_CH0_INPUT_PARA0_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R	0x0	INPUT_SRC_TYPE 0: Progress 1: Interlace

13.1.8.10 0x0034 Parser Channel_0 Input Parameter1 Register (Default Value:0x0000_0000)

Offset: 0x0034			Register Name: PRS_CH0_INPUT_PARA1_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VT INPUT_VT = INPUT_VB+INPUT_Y
15:14	/	/	/
13:0	R	0x0	INPUT_HT INPUT_HT = INPUT_HB+INPUT_X

13.1.8.11 0x0038 Parser Channel_0 Input Parameter2 Register (Default Value:0x0000_0000)

Offset: 0x0038			Register Name: PRS_CH0_INPUT_PARA2_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VB
15:14	/	/	/
13:0	R	0x0	INPUT_HB

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.8.12 0x003C Parser Channel_0 Input Parameter3 Register (Default Value:0x0000_0000)

Offset: 0x003C			Register Name: PRS_CH0_INPUT_PARA3_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_Y
15:14	/	/	/
13:0	R	0x0	INPUT_X

13.1.8.13 0x0040 Parser Channel_0 Interrupt Enable Register (Default Value:0x0000_0000)

Offset: 0x0040			Register Name: PRS_CH0_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	MUL_ERR_INT_EN Multi-channel writing error Indicates error has been detected for writing data to a wrong channel.
1	R/W	0x0	INPUT_PARA1_INT_EN 0: Disable 1: Enable
0	R/W	0x0	INPUT_PARA0_INT_EN 0: Disable 1: Enable

13.1.8.14 0x0044 Parser Channel_0 Interrupt Status Register (Default Value:0x0000_0000)

Offset: 0x0044			Register Name: PRS_CH0_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W1C	0x0	MUL_ ERR_PD Multi-channel writing error
1	R/W1C	0x0	INPUT_SRC_PD1 When the parser input parameter0 register update, this flag set to 1. Write 1 to clear.
0	R/W1C	0x0	INPUT_SRC_PD0 When the parser input parameter1 register, parser input parameter2 register or parser input parameter3 register update, this flag set to 1. Write 1 to clear.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.8.15 0x0048 Parser Channel_0 Line Time Register (Default Value:0x0000_0000)

Offset: 0x0048			Register Name: PRS_CH0_LINE_TIME_REG
Bit	Read/Write	Default/Hex	Description
31:16	RO	0x0	PRS_CH0_HBLK_TIME Time of H Blanking when vsync is valid The unit is csi_top_clk cycle
15:0	RO	0x0	PRS_CH0_HSYN_TIME Time of H SYNC when vsync is valid The unit is csi_top_clk cycle

13.1.8.16 0x0124 Parser Channel_1 Input Format Register (Default Value:0x0000_0003)

Offset: 0x0124			Register Name: PRS_CH1_INFMT_REG
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:0	R/W	0x3	INPUT_FMT Input data format 0000: RAW stream 0001: Reserved 0010: Reserved 0011: YUV422 0100: YUV420 Others: Reserved

13.1.8.17 0x0128 Parser Channel_1 Output Horizontal Size Register (Default Value:0x0500_0000)

Offset: 0x0128			Register Name: PRS_CH1_OUTPUT_HSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x500	HOR_LEN Horizontal pixel unit length. Valid pixel of a line.
15:13	/	/	/
12:0	R/W	0x0	HOR_START Horizontal pixel unit start. Pixel is valid from this pixel.

13.1.8.18 0x012C Parser Channel_1 Output Vertical Size Register (Default Value:0x02D0_0000)

Offset: 0x012C			Register Name: PRS_CH1_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x012C			Register Name: PRS_CH1_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
28:16	R/W	0x2d0	VER_LEN Valid line number of a frame.
15:13	/	/	/
12:0	R/W	0x0	VER_START Vertical line start. Data is valid from this line.

13.1.8.19 0x0130 Parser Channel_1 Input Parameter0 Register (Default Value:0x0000_0000)

Offset: 0x0130			Register Name: PRS_CH1_INPUT_PARA0_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R	0x0	INPUT_SRC_TYPE 0: Progress 1: Interlace

13.1.8.20 0x0134 Parser Channel_1 Input Parameter1 Register (Default Value:0x0000_0000)

Offset: 0x0134			Register Name: PRS_CH1_INPUT_PARA1_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VT INPUT_VT = INPUT_VB+INPUT_Y
15:14	/	/	/
13:0	R	0x0	INPUT_HT INPUT_HT = INPUT_HB+INPUT_X

13.1.8.21 0x0138 Parser Channel_1 Input Parameter2 Register (Default Value:0x0000_0000)

Offset: 0x0138			Register Name: PRS_CH1_INPUT_PARA2_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VB
15:14	/	/	/
13:0	R	0x0	INPUT_HB

13.1.8.22 0x013C Parser Channel_1 Input Parameter3 Register (Default Value:0x0000_0000)

Offset: 0x013C	Register Name: PRS_CH1_INPUT_PARA3_REG

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_Y
15:14	/	/	/
13:0	R	0x0	INPUT_X

13.1.8.23 0x0140 Parser Channel_1 Interrupt Enable Register (Default Value:0x0000_0000)

Offset: 0x0140			Register Name: PRS_CH1_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	MUL_ERR_INT_EN Multi-channel writing error Indicates error has been detected for writing data to a wrong channel.
1	R/W	0x0	INPUT_PARA1_INT_EN 0: Disable 1: Enable
0	R/W	0x0	INPUT_PARA0_INT_EN 0: Disable 1: Enable

13.1.8.24 0x0144 Parser Channel_1 Interrupt Status Register (Default Value:0x0000_0000)

Offset: 0x0144			Register Name: PRS_CH1_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W1C	0x0	MUL_ ERR_PD Multi-channel writing error
1	R/W1C	0x0	INPUT_SRC_PD1 When the parser input parameter0 register update, this flag is set to 1. Write 1 to clear.
0	R/W1C	0x0	INPUT_SRC_PD0 When the parser input parameter1 register, parser input parameter2 register or parser input parameter3 register update, this flag is set to 1. Write 1 to clear.

13.1.8.25 0x0148 Parser Channel_1 Line Time Register (Default Value:0x0000_0000)

Offset: 0x0148			Register Name: PRS_CH1_LINE_TIME_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0148			Register Name: PRS_CH1_LINE_TIME_REG
Bit	Read/Write	Default/Hex	Description
31:16	RO	0x0	PRS_CH1_HBLK_TIME Time of H Blanking when vsync is valid The unit is csi_top_clk cycle.
15:0	RO	0x0	PRS_CH1_HSYN_TIME Time of H SYNC when vsync is valid The unit is csi_top_clk cycle.

13.1.8.26 0x0224 Parser Channel_2 Input Format Register (Default Value:0x0000_0003)

Offset: 0x0224			Register Name: PRS_CH2_INFMT_REG
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:0	R/W	0x3	INPUT_FMT Input data format 0000: RAW stream 0001: Reserved 0010: Reserved 0011: YUV422 0100: YUV420 Others: Reserved

13.1.8.27 0x0228 Parser Channel_2 Output Horizontal Size Register (Default Value:0x0500_0000)

Offset: 0x0228			Register Name: PRS_CH2_OUTPUT_HSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x500	HOR_LEN Horizontal pixel unit length. Valid pixel of a line.
15:13	/	/	/
12:0	R/W	0x0	HOR_START Horizontal pixel unit start. Pixel is valid from this pixel.

13.1.8.28 0x022C Parser Channel_2 Output Vertical Size Register (Default Value:0x02D0_0000)

Offset: 0x022C			Register Name: PRS_CH2_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x2D0	VER_LEN Valid line number of a frame.

Draft Version
ALLWINNER

Offset: 0x022C			Register Name: PRS_CH2_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
15:13	/	/	/
12:0	R/W	0x0	VER_START Vertical line start. Data is valid from this line.

13.1.8.29 0x0230 Parser Channel_2 Input Parameter0 Register (Default Value:0x0000_0000)

Offset: 0x0230			Register Name: PRS_CH2_INPUT_PARA0_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R	0x0	INPUT_SRC_TYPE 0: Progress 1: Interlace

13.1.8.30 0x0234 Parser Channel_2 Input Parameter1 Register (Default Value:0x0000_0000)

Offset: 0x0234			Register Name: PRS_CH2_INPUT_PARA1_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VT INPUT_VT = INPUT_VB+INPUT_Y
15:14	/	/	/
13:0	R	0x0	INPUT_HT INPUT_HT = INPUT_HB+INPUT_X

13.1.8.31 0x0238 Parser Channel_2 Input Parameter2 Register (Default Value:0x0000_0000)

Offset: 0x0238			Register Name: PRS_CH2_INPUT_PARA2_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VB
15:14	/	/	/
13:0	R	0x0	INPUT_HB

13.1.8.32 0x023C Parser Channel_2 Input Parameter3 Register (Default Value:0x0000_0000)

Offset: 0x023C			Register Name: PRS_CH2_INPUT_PARA3_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_Y

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x023C			Register Name: PRS_CH2_INPUT_PARA3_REG
Bit	Read/Write	Default/Hex	Description
15:14	/	/	/
13:0	R	0x0	INPUT_X

13.1.8.33 0x0240 Parser Channel_2 Interrupt Enable Register (Default Value:0x0000_0000)

Offset: 0x0240			Register Name: PRS_CH2_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	MUL_ERR_INT_EN Multi-channel writing error Indicates error has been detected for writing data to a wrong channel.
1	R/W	0x0	INPUT_PARA1_INT_EN 0: Disable 1: Enable
0	R/W	0x0	INPUT_PARA0_INT_EN 0: Disable 1: Enable

13.1.8.34 0x0244 Parser Channel_2 Interrupt Status Register (Default Value:0x0000_0000)

Offset: 0x0244			Register Name: PRS_CH2_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W1C	0x0	MUL_ERR_PD Multi-channel writing error
1	R/W1C	0x0	INPUT_SRC_PD1 When the parser input parameter0 register update, this flag set to 1. Write 1 to clear.
0	R/W1C	0x0	INPUT_SRC_PD0 When the parser input parameter1 register, parser input parameter2 register or parser input parameter3 register update, this flag set to 1. Write 1 to clear.

13.1.8.35 0x0248 Parser Channel_2 Line Time Register (Default Value:0x0000_0000)

Offset: 0x0248			Register Name: PRS_CH2_LINE_TIME_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0248			Register Name: PRS_CH2_LINE_TIME_REG
Bit	Read/Write	Default/Hex	Description
31:16	RO	0x0	PRS_CH2_HBLK_TIME Time of H Blanking when vsync is valid The unit is csi_top_clk cycle
15:0	RO	0x0	PRS_CH2_HSYN_TIME Time of H SYNC when vsync is valid The unit is csi_top_clk cycle

13.1.8.36 0x0324 Parser Channel_3 Input Format Register (Default Value:0x0000_0003)

Offset: 0x0324			Register Name: PRS_CH3_INFMT_REG
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:0	R/W	0x3	INPUT_FMT Input data format 0000: RAW stream 0001: Reserved 0010: Reserved 0011: YUV422 0100: YUV420 Others: Reserved

13.1.8.37 0x0328 Parser Channel_3 Output Horizontal Size Register (Default Value:0x0500_0000)

Offset: 0x0328			Register Name: PRS_CH3_OUTPUT_HSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x500	HOR_LEN Horizontal pixel unit length. Valid pixel of a line.
15:13	/	/	/
12:0	R/W	0x0	HOR_START Horizontal pixel unit start. Pixel is valid from this pixel.

13.1.8.38 0x032C Parser Channel_3 Output Vertical Size Register (Default Value:0x02D0_0000)

Offset: 0x032C			Register Name: PRS_CH3_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x2d0	VER_LEN Valid line number of a frame.

Draft Version
ALLWINNER

Offset: 0x032C			Register Name: PRS_CH3_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
15:13	/	/	/
12:0	R/W	0x0	VER_START Vertical line start. Data is valid from this line.

13.1.8.39 0x0330 Parser Channel_3 Input Parameter0 Register (Default Value:0x0000_0000)

Offset: 0x0330			Register Name: PRS_CH3_INPUT_PARA0_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R	0x0	INPUT_SRC_TYPE 0: Progress 1: Interlace

13.1.8.40 0x0334 Parser Channel_3 Input Parameter1 Register (Default Value:0x0000_0000)

Offset: 0x0334			Register Name: PRS_CH3_INPUT_PARA1_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VT INPUT_VT = INPUT_VB+INPUT_Y
15:14	/	/	/
13:0	R	0x0	INPUT_HT INPUT_HT = INPUT_HB+INPUT_X

13.1.8.41 0x0338 Parser Channel_3 Input Parameter2 Register (Default Value:0x0000_0000)

Offset: 0x0338			Register Name: PRS_CH3_INPUT_PARA2_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VB
15:14	/	/	/
13:0	R	0x0	INPUT_HB

13.1.8.42 0x033C Parser Channel_3 Input Parameter3 Register (Default Value:0x0000_0000)

Offset: 0x033C			Register Name: PRS_CH3_INPUT_PARA3_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x033C			Register Name: PRS_CH3_INPUT_PARA3_REG
Bit	Read/Write	Default/Hex	Description
29:16	R	0x0	INPUT_Y
15:14	/	/	/
13:0	R	0x0	INPUT_X

13.1.8.43 0x0340 Parser Channel_3 Interrupt Enable Register (Default Value:0x0000_0000)

Offset: 0x0340			Register Name: PRS_CH3_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	MUL_ERR_INT_EN Multi-channel writing error Indicates error has been detected for writing data to a wrong channel.
1	R/W	0x0	INPUT_PARA1_INT_EN 0: Disable 1: Enable
0	R/W	0x0	INPUT_PARA0_INT_EN 0: Disable 1: Enable

13.1.8.44 0x0344 Parser Channel_3 Interrupt Status Register (Default Value:0x0000_0000)

Offset: 0x0344			Register Name: PRS_CH3_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W1C	0x0	MUL_ERR_PD Multi-channel writing error
1	R/W1C	0x0	INPUT_SRC_PD1 When the parser input parameter0 register update, this flag is set to 1. Write 1 to clear.
0	R/W1C	0x0	INPUT_SRC_PD0 When the parser input parameter1 register, parser input parameter2 register or parser input parameter3 register update, this flag is set to 1. Write 1 to clear.

13.1.8.45 0x0348 Parser Channel_3 Line Time Register (Default Value:0x0000_0000)

Offset: 0x0348			Register Name: PRS_CH3_LINE_TIME_REG
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Offset: 0x0348			Register Name: PRS_CH3_LINE_TIME_REG
Bit	Read/Write	Default/Hex	Description
31:16	RO	0x0	PRS_CH3_HBLK_TIME Time of H Blanking when vsync is valid The unit is csi_top_clk cycle
15:0	RO	0x0	PRS_CH3_HSYN_TIME Time of H SYNC when vsync is valid The unit is csi_top_clk cycle

13.1.8.46 0x0500 CSIC Parser NCSIC RX Signal0 Delay Adjust Register (Default Value:0x0000_0000)

Offset: 0x0500			Register Name: CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:24	R/W	0x0	FILED_DLY 32 Step for adjust, 1 step = 0.2 ns
23:21	/	/	/
20:16	R/W	0x0	VSYNC_DLY 32 Step for adjust, 1 step = 0.2 ns
15:13	/	/	/
12:8	R/W	0x0	HSYNC_DLY 32 Step for adjust, 1 step = 0.2 ns
7:5	/	/	/
4:0	R/W	0x0	PCLK_DLY 32 Step for adjust, 1 step = 0.2 ns

13.1.8.47 0x0514 CSIC Parser NCSIC RX Signal5 Delay Adjust Register (Default Value:0x0000_0000)

Offset: 0x0514			Register Name: CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:24	R/W	0x0	D7_DLY 32 Step for adjust, 1 step = 0.2 ns
23:21	/	/	/
20:16	R/W	0x0	D6_DLY 32 Step for adjust, 1 step = 0.2 ns
15:13	/	/	/
12:8	R/W	0x0	D5_DLY 32 Step for adjust, 1 step = 0.2 ns
7:5	/	/	/

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0514			Register Name: CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG
Bit	Read/Write	Default/Hex	Description
4:0	R/W	0x0	D4_DLY 32 Step for adjust, 1 step = 0.2 ns

13.1.8.48 0x0518 CSIC Parser NCSIC RX Signal6 Delay Adjust Register (Default Value:0x0000_0000)

Offset: 0x0518			Register Name: CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:24	R/W	0x0	D3_DLY 32 Step for adjust, 1 step = 0.2 ns
23:21	/	/	/
20:16	R/W	0x0	D2_DLY 32 Step for adjust, 1 step = 0.2 ns
15:13	/	/	/
12:8	R/W	0x0	D1_DLY 32 Step for adjust, 1 step = 0.2 ns
7:5	/	/	/
4:0	R/W	0x0	D0_DLY 32 Step for adjust, 1 step = 0.2 ns

13.1.9 CSIC DMA Register Description

13.1.9.1 0x0000 CSIC DMA Enable Register (Default Value:0x7000_0000)

Offset:0x0000			Register Name: CSIC_DMA_EN_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	VER_EN
30	R/W	0x1	VFLIP_BUF_ADDR_CFG_MODE Vflip buffer address set by software or calculated by hardware 0: Hardware 1: Software
29	R/W	0x1	BUF_LENGTH_CFG_MODE Buffer length set by software or calculated by hardware 0: Hardware 1: Software

Draft Version ALLWINNER

Offset:0x0000			Register Name: CSIC_DMA_EN_REG
Bit	Read/Write	Default/Hex	Description
28	R/W	0x1	FLIP_SIZE_CFG_MODE FLIP SIZE set by software or calculated by hardware 0: Hardware 1: Software
27:8	/	/	/
7	R/W	0x0	BUF_ADDR_MODE 0: Buffer Address Register Mode 1: Buffer Address FIFO Mode
6	R/W	0x0	VI_TO_CNT_EN Enable Video Input Timeout counter, add 1 when there is no effective video input in a 12M clock, clear to 0 when detecting effective video input. 0: Disable 1: Enable
5	R/W	0x0	FRAME_CNT_EN When BK_TOP_EN is enabled, setting 1 to this bit indicates the Frame counter starts to add. 0: Disable 1: Enable
4	R/W	0x0	DMA_EN When BK_TOP_EN is enabled, setting 1 to this bit indicates the module works in DMA mode. 0: Disable 1: Enable
3	/	/	/
2	R/W	0x0	CLK_CNT_SPL Sampling time for CLK counter per frame 0: Sampling clock counter every frame done 1: Sampling clock counter every vsync
1	R/W	0x0	CLK_CNT_EN CLK count per frame enable
0	R/W	0x0	BK_TOP_EN 0: Disable 1: Enable

13.1.9.2 0x0004 CSIC DMA Configuration Register (Default Value:0x0000_0000)

Offset: 0x0004			Register Name: CSIC_DMA_CFG_REG
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Offset: 0x0004			Register Name: CSIC_DMA_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x0	PAD_VAL Padding value when OUTPUT_FMT is prgb888 0x00–0xff
23:22	/	/	/
21	R/W	0x0	YUV 10-BIT INPUT CUT TO 8-BIT 0: Disable 1: Enable
20	R/W	0x0	YUV 10-BIT STORE CONFIGURATION 0: YUV 10-bit stored in low 10-bit of a 16-bit word 1: YUV 10-bit stored in high 10-bit of a 16-bit word

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: CSIC_DMA_CFG_REG
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0x0	OUTPUT_FMT Output data format When the input format is set to RAW stream 0000: Field-raw-8 0001: Field-raw-10 0010: Field-raw-12 0011: Reserved 0100: Field-rgb565 0101: Field-rgb888 0110: Field-prgb888 0111: Reserved 1000: Frame-raw-8 1001: Frame-raw-10 1010: Frame-raw-12 1011: Reserved 1100: Frame-rgb565 1101: Frame-rgb888 1110: Frame-prgb888 1111: Reserved When the input format is set to YUV422 0000: Field planar YCbCr 422 0001: Field planar YCbCr 420 0010: Frame planar YCbCr 420 0011: Frame planar YCbCr 422 0100: Field planar YCbCr 422 UV combined (UV sequence) 0101: Field planar YCbCr 420 UV combined (UV sequence) 0110: Frame planar YCbCr 420 UV combined (UV sequence) 0111: Frame planar YCbCr 422 UV combined (UV sequence) 1000: Filed planar YCbCr 422 UV combined (VU sequence) 1001: Field planar YCbCr 420 UV combined (VU sequence) 1010: Frame planar YCbCr 420 UV combined (VU sequence) 1011: Frame planar YCbCr 422 UV combined (VU sequence) 1100: Reserved 1101: Field YCbCr 400 1110: Reserved 1111: Frame YCbCr 400

Draft Version

Copyright©2025 Allwinner Technology Co. Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: CSIC_DMA_CFG_REG
Bit	Read/Write	Default/Hex	Description
15:14	/	/	/
13	R/W	0x0	VFLIP_EN Vertical flip enable When enabled, the received data will be arranged in vertical flip. 0: Disable 1: Enable
12	R/W	0x0	HFLIP_EN Horizontal flip enable When enabled, the received data will be arranged in horizontal flip. 0: Disable 1: Enable
11:10	R/W	0x0	FIELD_SEL Field selection 00: Capturing with field 0 01: Capturing with field 1 10: Capturing with either field 11: Reserved
9:6	R/W	0x0	FPS_DS Fps down sample 0: No down sample 1: 1/2 fps, only receives the first frame every 2 frames 2: 1/3 fps, only receives the first frame every 3 frames 3: 1/4 fps, only receives the first frame every 4 frames 4: 1/5 fps, only receives the first frame every 4 frames ..... 15: 1/16 fps, only receives the first frame every 16 frames
5:2	/	/	/
1:0	R/W	0x0	MIN_SDR_WR_SIZE Minimum size of SDRAM block write 00: 256 bytes (if hflip is enabled, always select 256 bytes) 01: 512 bytes 10: 1K bytes 11: 2K bytes

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.9.3 0x0010 CSIC DMA Horizontal Size Register (Default Value:0x0500_0000)

Offset: 0x0010			Register Name: CSIC_DMA_HSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x500	HOR_LEN When BK_TOP_EN is enabled, DMA_EN is enabled, these bits indicate Horizontal pixel unit length. Valid pixel of a line in DMA mode.
15:13	/	/	/
12:0	R/W	0x0	HOR_START Horizontal pixel unit start. Pixel is valid from this pixel.

13.1.9.4 0x0014 CSIC DMA Vertical Size Register (Default Value:0x02D0_0000)

Offset: 0x0014			Register Name: CSIC_DMA_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x2D0	VER_LEN When BK_TOP_EN is enabled, DMA_EN is enabled, these bits indicate Valid line number of a frame in DMA mode.
15:13	/	/	/
12:0	R/W	0x0	VER_START Vertical line start Data is valid from this line.

13.1.9.5 0x0020 CSIC DMA FIFO 0 Output Buffer-A Address Register (Default Value:0x0000_0000)

Offset: 0x0020			Register Name: CSIC_DMA_F0_BUFA_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0020			Register Name: CSIC_DMA_F0_BUFA_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	F0_BUFA When BK_TOP_EN is enabled, FBC_EN is enabled, DMA_EN is disabled, these bits indicate output address of overhead data in FBC mode. When BK_TOP_EN is enabled, FBC_EN is disabled, DMA_EN is enabled, LBC_EN is disabled, these bits indicate FIFO 0 output buffer-A address in DMA mode. When BK_TOP_EN is enabled, FBC_EN is disabled, DMA_EN is enabled, LBC_EN is enabled, these bits indicate the output buffer address in LBC mode.

13.1.9.6 0x0024 CSIC DMA FIFO 0 Output Buffer-A Address Result Register (Default Value:0x0000_0000)

Offset: 0x0024			Register Name: CSIC_DMA_F0_BUFA_RESULT_REG
Bit	Read/Write	Default/Hex	Description
31:0	RO	0x0	F0_BUFA_RESULT Indicate the final F0_BUFA address used for DMA or FBC after software configuration or hardware calculation from Buffer-A address register or buffer address FIFO. Only used for debug.

13.1.9.7 0x0028 CSIC DMA FIFO 1 Output Buffer-A Address Register (Default Value:0x0000_0000)

Offset: 0x0028			Register Name: CSIC_DMA_F1_BUFA_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	F1_BUFA When BK_TOP_EN is enabled, FBC_EN is enabled, DMA_EN is disabled, these bits indicate the output address of compressed data in FBC mode. When BK_TOP_EN is enabled, FBC_EN is disabled, DMA_EN is enabled, these bits indicate the FIFO 1 output buffer-A address in DMA mode.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.9.8 0x002C CSIC DMA FIFO 1 Output Buffer-A Address Result Register (Default Value:0x0000_0000)

Offset: 0x002C			Register Name: CSIC_DMA_F1_BUFA_RESULT_REG
Bit	Read/Write	Default/Hex	Description
31:0	RO	0x0	F1_BUFA_RESULT Indicate the final F1_BUFA address used for DMA or FBC after software configuration or hardware calculation from Buffer-A address register or buffer address FIFO. Only used for debug.

13.1.9.9 0x0030 CSIC DMA FIFO 2 Output Buffer-A Address Register (Default Value:0x0000_0000)

Offset: 0x0030			Register Name: CSIC_DMA_F2_BUFA_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	F2_BUFA FIFO 2 output buffer-A address.

13.1.9.10 0x0034 CSIC DMA FIFO 2 Output Buffer-A Address Result Register (Default Value:0x0000_0000)

Offset: 0x0034			Register Name: CSIC_DMA_F2_BUFA_RESULT_REG
Bit	Read/Write	Default/Hex	Description
31:0	RO	0x0	F2_BUFA_RESULT Indicate the final F2_BUFA address used for DMA or FBC after software configuration or hardware calculation from Buffer-A address register or buffer address FIFO. Only used for debug.

13.1.9.11 0x0038 CSIC DMA Buffer Length Register (Default Value:0x0280_0500)

Offset: 0x0038			Register Name: CSIC_DMA_BUF_LEN_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0038			Register Name: CSIC_DMA_BUF_LEN_REG
Bit	Read/Write	Default/Hex	Description
29:16	R/W	0x280	BUF_LEN_C DMA_MODE: Buffer length of Chroma C in a line. Unit is byte. LBC_MODE: Buffer length Stride of luminance Y in ONLY Y line. Unit is byte. Only Readable when BUF_LENGTH_CFG_MODE is set 0.
15:14	/	/	/
13:0	R/W	0x500	BUF_LEN DMA_MODE: Buffer length of luminance Y in a line. Unit is byte. LBC_MODE: Buffer length Stride of luminance Y and Chroma C in YC line. Unit is byte. Only Readable when BUF_LENGTH_CFG_MODE is set 0.

13.1.9.12 0x003C CSIC DMA Flip Size Register (Default Value:0x02D0_0500)

Offset: 0x003C			Register Name: CSIC_DMA_FLIP_SIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x2d0	VER_LEN Vertical line number when in VFLIP mode. Unit is line. Only Readable when FLIP_SIZE_CFG_MODE is set to 0.
15:14	/	/	/
13:0	R/W	0x500	VALID_LEN Valid components of a line when in HFLIP mode. Unit is pixel component. Only Readable when FLIP_SIZE_CFG_MODE is set to 0.

13.1.9.13 0x0040 CSIC DMA Video Input Timeout Threshold0 Register (Default Value:0x0000_0000)

Offset: 0x0040			Register Name: CSIC_DMA_VI_TO_TH0_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	VIDEO INPUT TIMEOUT THRESHOLD0 Set VIDEO_INPUT_TO_INT_PD when VI Counter reaches TH0 after VI_TO_CNT_EN is set, the Time Unit is a 12M clock period.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.9.14 0x0044 CSIC DMA Video Input Timeout Threshold1 Register (Default Value:0x0000_0000)

Offset: 0x0044			Register Name: CSIC_DMA_VI_TO_TH1_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	VIDEO INPUT TIMEOUT THRESHOLD1 Set VIDEO_INPUT_TO_INT_PD when VI Counter reaches TH1 after getting the first frame has been input, the Time Unit is a 12M clock period.

13.1.9.15 0x0048 CSIC DMA Video Input Timeout Counter Value Register (Default Value:0x0000_0000)

Offset: 0x0048			Register Name: CSIC_DMA_VI_TO_CNT_VAL_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	VIDEO INPUT TIMEOUT COUNTER VALUE Indicate the current value of Video Input Timeout Counter

13.1.9.16 0x004C CSIC DMA Capture Status Register (Default Value:0x0000_0000)

Offset: 0x004C			Register Name: CSIC_DMA_CAP_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R	0x0	FIELD_STA The status of the received field 0: Field 0 1: Field 1
1	R	0x0	VCAP_STA Video capture in progress Indicates the CSI is capturing video image data (multiple frames). The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x004C			Register Name: CSIC_DMA_CAP_STA_REG
Bit	Read/Write	Default/Hex	Description
0	R	0x0	SCAP_STA Still capture in progress Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured. For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end.

13.1.9.17 0x0050 CSIC DMA Interrupt Enable Register (Default Value:0x0000_0000)

Offset: 0x0050			Register Name: CSIC_DMA_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15	R/W	0x0	FRM_LOST_INT_EN Set an INT when frame starts with empty Buffer Address FIFO, only use in BUF Address FIFO MODE.
14	R/W	0x0	STORED_FRM_CNT_INT_EN Set an INT when the value of CSIC_DMA_STORED_FRM_CNT reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF Address FIFO MODE.
13	R/W	0x0	BUF_ADDR_FIFO_INT_EN Set an INT when content in BUF Address FIFO less than CSIC_DMA_BUFA_FIFO_THRESHOLD, only use in BUF Address FIFO MODE.
12	R/W	0x0	VIDEO_INPUT_TO_INT_EN Set an INT when no video input exceeds the setting threshold time
11	R/W	0x0	CLR_FRAME_CNT_INT_EN Set a INT when clear Frame cnt.
10:8	/	/	/
7	R/W	0x0	VS_INT_EN vsync flag The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, changing the buffer address could only effect next frame

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0050			Register Name: CSIC_DMA_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	HB_OF_INT_EN Hblank FIFO overflow The bit is set when 3 FIFOs still overflow after the hblank.
5	R/W	0x0	LC_INT_EN Line counter flag The bit is set when the specific line has been written to dram every frame. The line number is set in the line counter register.
4	R/W	0x0	FIFO2_OF_INT_EN FIFO 2 overflow The bit is set when the FIFO 2 became overflow.
3	R/W	0x0	FIFO1_OF_INT_EN FIFO 1 overflow The bit is set when the FIFO 1 became overflow.
2	R/W	0x0	FIFO0_OF_INT_EN FIFO 0 overflow The bit is set when the FIFO 0 became overflow.
1	R/W	0x0	FD_INT_EN Frame done Indicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is written to buffer as long as video capture remains enabled.
0	R/W	0x0	CD_INT_EN Capture done Indicates the CSI has completed capturing the image data. For still capture, the bit is set when one frame data has been written to buffer. For video capture, the bit is set when the last frame has been written to buffer after video capture has been disabled. For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end.

13.1.9.18 0x0054 CSIC DMA Interrupt Status Register (Default Value:0x0000_0000)

Offset: 0x0054	Register Name: CSIC_DMA_INT_STA_REG

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15	R/W1C	0x0	FRM_LOST_INT_PD Set an INT when frame starts with empty Buffer Address FIFO, only use in BUF Address FIFO MODE.
14	R/W1C	0x0	STORED_FRM_CNT_INT_PD Set an INT when the value of CSIC_DMA_STORED_FRM_CNT reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF Address FIFO MODE.
13	R/W1C	0x0	BUF_ADDR_FIFO_INT_PD Set an INT when content in BUF Address FIFO less than CSIC_DMA_BUFA_FIFO_THRESHOLD, only use in BUF Address FIFO MODE.
12	R/W1C	0x0	VIDEO_INPUT_TO_INT_PD Set an INT Pending when no video input exceeds the setting threshold time.
11	R/W1C	0x0	CLR_FRAME_CNT_INT Set a INT when clear Frame cnt.
10:8	/	/	/
7	R/W1C	0x0	VS_PD vsync flag
6	R/W1C	0x0	LI_OF_PD Line information FIFO (16 lines) overflow
5	R/W1C	0x0	LC_PD Line counter flag
4	R/W1C	0x0	FIFO2_OF_PD FIFO 2 overflow
3	R/W1C	0x0	FIFO1_OF_PD FIFO 1 overflow
2	R/W1C	0x0	FIFO0_OF_PD FIFO 0 overflow
1	R/W1C	0x0	FD_PD Frame done
0	R/W1C	0x0	CD_PD Capture done

13.1.9.19 0x0058 CSIC DMA Line Counter Register (Default Value:0x0000_0000)

Offset: 0x0058			Register Name: CSIC_DMA_LINE_CNT_REG
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/

Draft Version

Offset: 0x0058			Register Name: CSIC_DMA_LINE_CNT_REG
Bit	Read/Write	Default/Hex	Description
12:0	R/W	0x0	LINE_CNT_NUM The LINE_CNT_NUM value is set by user, when internal line counter reach the set value, the LC_PD will be set.

13.1.9.20 0x005C CSIC DMA Frame Counter Register (Default Value:0x0001_0000)

Offset: 0x005C			Register Name: CSIC_DMA_FRM_CNT_REG
Bit	Read/Write	Default/Hex	Description
31	R/W1C	0x0	FRM_CNT_CLR When the bit set to 1, Frame cnt is cleared to 0.
30:16	R/W	0x1	PCLK_DMA_CLR_DISTANCE Frame cnt clear cycle $N*T_{SYNC}$
15:0	R	0x0	FRM_CNT Counter value of frame. When frame done comes, the internal counter value adds 1, and when the reg full, it is cleared to 0. When parser sent a sync signal, it is cleared to 0.

13.1.9.21 0x0060 CSIC DMA Frame Clock Counter Register (Default Value:0x0000_0000)

Offset: 0x0060			Register Name: CSIC_DMA_FRM_CLK_CNT_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	R	0x0	FRM_CLK_CNT Counter value between every frame. For instant hardware frame rate statics. The internal counter is added by one every 12 MHz clock cycle. When frame done or vsync comes, the internal counter value is sampled to FRM_CLK_CNT, and cleared to 0.

13.1.9.22 0x0064 CSIC DMA Accumulated and Internal Clock Counter Register (Default Value:0x0000_0000)

Offset: 0x0064			Register Name: CSIC_DMA_ACC_ITNL_CLK_CNT_REG
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Offset: 0x0064			Register Name: CSIC_DMA_ACC_ITNL_CLK_CNT_REG
Bit	Read/Write	Default/Hex	Description
31:24	R/WC	0x0	ACC_CLK_CNT The accumulated value of FRM_CLK_CNT for software frame rate statics. Every interrupt of frame is done, the software checks this accumulated value and clears it to 0. If the ACC_CLK_CNT is larger than 1, the software has lost frame. When frame done or vsync comes, ACC_CLK_CNT = ACC_CLK_CNT + 1, and cleared to 0 when writing this register.
23:0	R	0x0	ITNL_CLK_CNT The instant value of internal frame clock counter. When frame done interrupt comes, the software can query this counter for judging whether it is the time for updating the double buffer address registers.

13.1.9.23 0x0068 CSIC DMA FIFO Statistic Register (Default Value:0x0000_0000)

Offset: 0x0068			Register Name: CSIC_DMA_FIFO_STAT_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	LINE INDEX Indicates the line index in current vsync.
15:13	/	/	/
12:0	R	0x0	FIFO_FRM_MAX Indicates the maximum depth of FIFO being occupied for whole frame. Update at every vsync or framedone.

13.1.9.24 0x006C CSIC DMA FIFO Threshold Register (Default Value:0x0000_0400)

Offset: 0x006C			Register Name: CSIC_DMA_FIFO_THRS_REG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R/W	0x400	FIFO_THRS When FIFO occupied memory exceed the threshold, dram frequency cannot change.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.9.25 0x0070 CSIC DMA PCLK Statistic Register (Default Value:0x0000_7FFF)

Offset: 0x0070			Register Name: CSIC_DMA_PCLK_STAT_REG
Bit	Read/Write	Default/Hex	Description
31	/	/	/
30:16	R	0x0	PCLK_CNT_LINE_MAX Indicates maximum pixel clock counter value for each line. Update at every vsync or framedone.
15	/	/	/
14:0	R	0x7FFF	PCLK_CNT_LINE_MIN Indicates minimum pixel clock counter value for each line. Update at every vsync or framedone.

13.1.9.26 0x0080 CSIC DMA BUF Address FIFO0 Entry Register (Default Value:0x0000_0000)

Offset: 0x0080			Register Name: CSIC_DMA_BUF_ADDR_FIFO0_ENTRY_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	CSIC_DMA_BUF_ADDR_FIFO0_ENTRY FIFO Entry of Buffer Address FIFO0 for input frames to be stored, only used in Buffer Addr FIFO Mode

13.1.9.27 0x0084 CSIC DMA BUF Address FIFO1 Entry Register (Default Value:0x0000_0000)

Offset: 0x0084			Register Name: CSIC_DMA_BUF_ADDR_FIFO1_ENTRY_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	CSIC_DMA_BUF_ADDR_FIFO1_ENTRY FIFO Entry of Buffer Address FIFO1 for input frames to be stored, only used in Buffer Addr FIFO Mode.

13.1.9.28 0x0088 CSIC DMA BUF Address FIFO2 Entry Register (Default Value:0x0000_0000)

Offset: 0x0088			Register Name: CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0088			Register Name: CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	CSIC_DMA_BUF_ADDR_FIFO2_ENTRY FIFO Entry of Buffer Address FIFO2 for input frames to be stored, only used in Buffer Addr FIFO Mode.

13.1.9.29 0x008C CSIC DMA BUF Threshold Register (Default Value:0x0020_0000)

Offset: 0x008C			Register Name: CSIC_DMA_BUF_TH_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
21:16	R/W	0x20	CSIC_DMA_STORED_FRM_THRESHOLD when stored frame counter value reaches the threshold , counter is cleared to 0 , only used in Buffer Addr FIFO Mode.
15:6	/	/	/
5:0	R/W	0x0	CSIC_DMA_BUF_ADDR_FIFO_THRESHOLD when content in Buffer Address FIFO less than the threshold, an interrupt is set, only used in Buffer Addr FIFO Mode.

13.1.9.30 0x0090 CSIC DMA BUF Address FIFO Content Register (Default Value:0x0000_0000)

Offset: 0x0090			Register Name: CSIC_DMA_BUF_ADDR_FIFO_CON_REG
Bit	Read/Write	Default/Hex	Description
31:22	/	/	/
21:16	RO	0x0	CSIC_DMA_BUF_ADDR_FIFO2_CONTENT FIFO Content of address buffered in Buffer Address FIFO2, only used in Buffer Addr FIFO Mode.
15:14	/	/	/
13:8	RO	0x0	CSIC_DMA_BUF_ADDR_FIFO1_CONTENT FIFO Content of address buffered in Buffer Address FIFO1, only used in Buffer Addr FIFO Mode.
7:6	/	/	/
5:0	RO	0x0	CSIC_DMA_BUF_ADDR_FIFO0_CONTENT FIFO Content of address buffered in Buffer Address FIFO0, only used in Buffer Addr FIFO Mode.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.1.9.31 0x0094 CSIC DMA Stored Frame Counter Register (Default Value:0x0000_0000)

Offset: 0x0094			Register Name: CSIC_DMA_STORED_FRM_CNT_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	RO	0x0	CSIC_DMA_STORED_FRM_CNT Indicates value of stored frames counter. When the counter value reaches CSIC_DMA_STORED_FRM_THRESHOLD, the counter is cleared to 0. Only used in Buffer Addr FIFO Mode.

13.1.9.32 0x01F4 CSIC DMA Feature List Register (Default Value:0x0000_0000)

Offset: 0x01F4			Register Name: CSIC_FEATURE_REG
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R	0x0	DMA0_EMBEDDED_LBC 0: No Embedded LBC 1: Embedded LBC
0	R	0x0	DMA0_EMBEDDED_FBC 0: No Embedded DMA 1: Embedded FBC

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.2 HDMI RX

13.2.1 Overview

HDMI RX includes HDMI RX PHY, HDMI RX controller, HRC, EDID, CEC control, and so on.

This module contains two HDMI RX interfaces, supporting 2mux1. Video data processed by HRC can be written back to DDR through internal DMA. Audio data can be sent to audio modules through I2S/OWA interface.

HDMI RX has the following features:

- 2 x HDMI RX interfaces, compatible with HDMI1.4b, up to 3840 x 2160@30fps
- Up to 3.0 Gbit/s per lane
- Support for HDCP1.4
- Data formats: RGB888/YUV444/YUV422
- Support for audio output through I2S or OWA
  - I2S supports 192 kHz sampling frequency and 8-channel audio output
  - OWA supports 192 kHz sampling frequency and 2-channel audio output, compatible with IEC-60958 and IEC-61937 formats
- Support for ARC
- 8/10/12-bit width input for color data
- 5V I/O for DDC and 3.3 V anti-reverse current I/O for CEC
- Support for EDID interface
- Support for + 5V detection via SCL pin

13.2.2 External Signals

The following table describes the external signals of HDMI RX.

Table 13-3 HDMI RX External Signals

Signal Name	Description	Type
HDMI0-SCL	HDMI0 DDC Signal	I/O, OD
HDMI0-SDA	HDMI0 DDC Signal	I/O, OD
HDMI1-SCL	HDMI1 DDC Signal	I/O, OD
HDMI1-SDA	HDMI1 DDC Signal	I/O, OD
HDMIRX-ARC	HDMI ARC Signal	AO
HDMIRX-CEC	HDMI CEC Signal	I/O, OD
HDMIRX0-0P	HDMI Receiver 0 Differential Data 0 (Positive)	AI
HDMIRX0-0N	HDMI Receiver 0 Differential Data 0 (Negative)	AI
HDMIRX0-1P	HDMI Receiver 0 Differential Data 1 (Positive)	AI
HDMIRX0-1N	HDMI Receiver 0 Differential Data 1 (Negative)	AI

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Signal Name	Description	Type
HDMIRX0-2P	HDMI Receiver 0 Differential Data 2 (Positive)	AI
HDMIRX0-2N	HDMI Receiver 0 Differential Data 2 (Negative)	AI
HDMIRX0-CP	HDMI Receiver 0 Differential Clock Signal (Positive)	AI
HDMIRX0-CN	HDMI Receiver 0 Differential Clock Signal (Negative)	AI
HDMIRX0-HPD	HDMI0 HPD Signal	O, OD
HDMIRX0-5V	HDMI0 +5V Signal	I/O
HDMIRX1-0P	HDMI Receiver 1 Differential Data 0 (Positive)	AI
HDMIRX1-0N	HDMI Receiver 1 Differential Data 0 (Negative)	AI
HDMIRX1-1P	HDMI Receiver 1 Differential Data 1 (Positive)	AI
HDMIRX1-1N	HDMI Receiver 1 Differential Data 1 (Negative)	AI
HDMIRX1-2P	HDMI Receiver 1 Differential Data 2 (Positive)	AI
HDMIRX1-2N	HDMI Receiver 1 Differential Data 2 (Negative)	AI
HDMIRX1-CP	HDMI Receiver 1 Differential Clock Signal (Positive)	AI
HDMIRX1-CN	HDMI Receiver 1 Differential Clock Signal (Negative)	AI
HDMIRX1-HPD	HDMI1 HPD Signal	O, OD
HDMIRX1-5V	HDMI1 +5V Signal	I/O
VCC33-HDMIRX	HDMIRX 3.3 V Power Supply	P
VCC18-HDMIRX	HDMIRX 1.8V Power Supply	P
VDD09-HDMIRX	HDMIRX 0.9V Power Supply	P

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.3 MIPI DSI

13.3.1 Overview

The Display Serial Interface is a high-speed interface between a host processor and peripheral devices that adhere to MIPI Alliance specifications for mobile device interfaces. This DSI module is composed of a DSI controller which is compliance with MIPI DSI specification V1.01 and a D-PHY module which is compliance with MIPI DPHY specification V1.0.

The MIPI DSI includes the following features:

- Compliance with MIPI DSI V1.01 and D-PHY v1.0
- Up to 1.0 Gbit/s for each lane
- Supports 4-lane MIPI DSI, up to 1920 x 1200@60fps (reduced blanking)
- Supports non-burst mode with sync pulse/sync event and burst mode
- Pixel format: RGB888, RGB666, RGB666 loosely packed and RGB565
- Continuous and non-continuous lane clock modes
- Compliance with MIPI DCS v1.01, bidirectional communication in LP through data lane 0
- Generic commands support bidirectional communication in LP through data lane 0
- Supports low power data transmission
- Supports ULPS and escape modes
- Supports hardware checksum

13.3.2 Block Diagram

Figure 13-8 MIPI DSI Block Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.3.3 External Signals

The following table describes the external signals of MIPI DSI.

Table 13-4 MIPI DSI External Signals

Signal Name	Description	Type
DSI-CKP	DSI Differential Clock (Positive)	AO
DSI-CKN	DSI Differential Clock (Negative)	AO
DSI-D0P	DSI Differential Data Line 0 (Positive)	A I/O
DSI-D0N	DSI Differential Data Line 0 (Negative)	A I/O
DSI-D1P	DSI Differential Data Line 1 (Positive)	AO
DSI-D1N	DSI Differential Data Line 1 (Negative)	AO
DSI-D2P	DSI Differential Data Line 2 (Positive)	AO
DSI-D2N	DSI Differential Data Line 2 (Negative)	AO
DSI-D3P	DSI Differential Data Line 3 (Positive)	AO
DSI-D3N	DSI Differential Data Line 3 (Negative)	AO

13.3.4 Register List

Module Name	Base Address
DSI	0x05450000

Register Name	Offset	Description
DPHY_CTL_REG	0x1000	DPHY Control Register
DPHY_TX_CTL_REG	0x1004	DPHY TX Control Register
DPHY_TX_TIME0_REG	0x1010	DPHY TX Timing Parameter 0 Register
DPHY_TX_TIME1_REG	0x1014	DPHY TX Timing Parameter 1 Register
DPHY_TX_TIME2_REG	0x1018	DPHY TX Timing Parameter 2 Register
DPHY_TX_TIME3_REG	0x101C	DPHY TX Timing Parameter 3 Register
DPHY_RX_TIME0_REG	0x1030	DPHY RX Timing Parameter 0 Register
DPHY_RX_TIME1_REG	0x1034	DPHY RX Timing Parameter 1 Register
DPHY_RX_TIME3_REG	0x1040	DPHY RX Timing Parameter 3 Register
DPHY_ANA0_REG	0x104C	DPHY Analog 0 Register
DPHY_ANA1_REG	0x1050	DPHY Analog 1 Register
DPHY_ANA2_REG	0x1054	DPHY Analog 2 Register
DPHY_ANA3_REG	0x1058	DPHY Analog 3 Register
DPHY_ANA4_REG	0x105C	DPHY Analog 4 Register
DPHY_INT_EN0_REG	0x1060	DPHY Interrupt Enable 0 Register
DPHY_INT_EN1_REG	0x1064	DPHY Interrupt Enable 1 Register
DPHY_INT_PD0_REG	0x1070	DPHY Interrupt Pending 0 Register
DPHY_INT_PD1_REG	0x1074	DPHY Interrupt Pending 1 Register
DPHY_DBG0_REG	0x10E0	DPHY Debug 0 Register
DPHY_DBG1_REG	0x10E4	DPHY Debug 1 Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
DPHY_DBG2_REG	0x10E8	DPHY Debug 2 Register
DPHY_DBG3_REG	0x10EC	DPHY Debug 3 Register
DPHY_DBG4_REG	0x10F0	DPHY Debug 4 Register
DPHY_DBG5_REG	0x10F4	DPHY Debug 5 Register
DPHY_TX_SKEW_REG0	0x10F8	DPHY TX Skew Register0
DPHY_TX_SKEW_REG1	0x10FC	DPHY TX Skew Register1
DPHY_TX_SKEW_REG2	0x1100	DPHY TX Skew Register2
DPHY_PLL_REG0	0x1104	DPHY PLL Register0
DPHY_PLL_REG1	0x1108	DPHY PLL Register1
COMBO_PHY_REG0	0x1110	COMBO PHY Register0
COMBO_PHY_REG1	0x1114	COMBO PHY Register1

13.3.5 Register Description

13.3.5.1 0x1000 DPHY Control Register (Default Value: 0x0000_0000)

Offset:0x1000			Register Name: DPHY_CTL_REG
Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5:4	R/W	0x0	LANE_NUM Lane Number 00: 1 data lane 01: 2 data lane 10: 3 data lane 11: 4 data lane Note: This bits determine lane number used for transmission.
3:1	/	/	/
0	R/W	0x0	MODULE_EN When it's disabled, the module will be reset to idle state. 0: Disable 1: Enable

13.3.5.2 0x1004 DPHY TX Control Register (Default Value: 0x0000_0000)

Offset:0x1004			Register Name: DPHY_TX_CTL_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1004			Register Name: DPHY_TX_CTL_REG
Bit	Read/Write	Default/Hex	Description
29	R/W	0x0	ULPSTX_ENTER Ulpstx Enter 0: Direct (enter LP-00 after ULPS command) 1: Indirect (enter MARK-I after ULPS command then LP-00)
28	R/W	0x0	HSTX_CLK_CONT When this bit is enable, clk lane continue in HS mode. When this bit is disabled, clk lane auto enter LP mode. 0: Disable 1: Enable
27:26	/	/	/
25	R/W	0x0	HSTX_CLK_EXIT Hstx Clock Exit 0: No effect 1: Force clock lane exit from HS
24	R/W	0x0	HSTX_DATA_EXIT Hstx Data Exit 0: No effect 1: Force all data lanes exit from HS
23:21	/	/	/
20	R/W	0x0	ULPSTX_CLK_EXIT Ulpstx Clk Exit 0: No effect 1: Force Clock lane exit from ULPS
19	R/W	0x0	ULPSTX_DATA3_EXIT Ulpstx Data3 Exit 0: No effect 1: Force data lane 3 exit from ULPS
18	R/W	0x0	ULPSTX_DATA2_EXIT Ulpstx Data2 Exit 0: No effect 1: Force data lane 2 exit from ULPS
17	R/W	0x0	ULPSTX_DATA1_EXIT Ulpstx Data1 Exit 0: No effect 1: Force data lane 1 exit from ULPS
16	R/W	0x0	ULPSTX_DATA0_EXIT Ulpstx Data0 Exit 0: No effect 1: Force data lane 0 exit from ULPS
15:13	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1004			Register Name: DPHY_TX_CTL_REG
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	FORCE_LP11 Force LP11 0: No effect 1: Force module work in LP11
11	R/W	0x0	HSTX_8B9B_EN HSTX 8B9B Enable 0: 8B9B Encoding disable 1: 8B9B Encoding enable
10	R/W	0x0	LPTX_8B9B_EN LPTX 8B9B Enable 0: 8B9B Encoding disable 1: 8B9B Encoding enable
9	R/W	0x0	HSTX_ENDIAN HSTX Endian 0: LSB first 1: MSB first
8	R/W	0x0	LPTX_ENDIAN LPTX Endian 0: LSB first 1: MSB first
7:5	/	/	/
4	R/W	0x0	TX_CLK_FORCE Write 1 force into tx default state(lp00), write 0 has no effect.
3	R/W	0x0	TX_D3_FORCE Write 1 force into tx default state(lp00), write 0 has no effect.
2	R/W	0x0	TX_D2_FORCE Write 1 force into tx default state(lp00), write 0 has no effect.
1	R/W	0x0	TX_D1_FORCE Write 1 force into tx default state(lp00), write 0 has no effect.
0	R/W	0x0	TX_D0_FORCE Write 1 force into tx default state(lp00), write 0 has no effect.

13.3.5.3 0x1010 DPHY TX Timing Parameter 0 Register (Default Value: 0x0000_0000)

Offset:0x1010			Register Name: DPHY_TX_TIME0_REG
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Offset:0x1010			Register Name: DPHY_TX_TIME0_REG
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x0	HS_TRAIL_SET HS trail = (HS_TRAIL_SET + 2) * Tbyteclk + (2~3)*Tclk - (3~4)*Tclkd8.
23:16	R/W	0x0	HS_PRE_SET The setting of hs prepare time: Begin with LP00, end after (HS_PRE_SET + 4)*Tclk.
15:8	/	/	/
7:0	R/W	0x0	LPX_TM_SET LP pulse = (LPX_TM_SET + 1)*Tclk.

13.3.5.4 0x1014 DPHY TX Timing Parameter 1 Register (Default Value: 0x0000_0000)

Offset:0x1014			Register Name: DPHY_TX_TIME1_REG
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x0	CK_POST_SET CK_Post_set can not be 0,after the falling edge of entx,keep it for (CK_POST_SET + 2)* Tclk and then turn off the clk.
23:16	R/W	0x0	CK_PRE_SET Clk pre = ((CK_PRE_SET + 2)+ (0 ~ LPX_TM_SET))* Tclk
15:8	R/W	0x0	CK_ZERO_SET CK_Zero_set can not be 0,when entxc is set 1,after (CK_ZERO_SET + 2)* Tclk,the enckq will be set as 1.
7:0	R/W	0x0	CK_PREP_SET Clk prepare = （ CK_PREP_SET + 3 ）* clk

13.3.5.5 0x1018 DPHY TX Timing Parameter 2 Register (Default Value: 0x0000_0000)

Offset:0x1018			Register Name: DPHY_TX_TIME2_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1018			Register Name: DPHY_TX_TIME2_REG
Bit	Read/Write	Default/Hex	Description
28	R/W	0x0	HS_DLY_MODE The setting of HS zero time depending on HS_DLYMODE: when HS_DLYMODE=0 ,HS_ZERO_TIME > 20*Tbyteclk When HS_DLYMODE=1,HS_ZERO_TIME = (HS_DLY_SET + 4)*Tclk - 2*(LPX_TM_SET + 1)*Tclk + (20~23)*Tbyteclk - (HS_PRE_SET + 4)*Tclk
27:24	/	/	/
23:8	R/W	0x0	HS_DLY_SET Use this value to prolong the time before LP switch to HS,cut down the length of HS-Zero.
7:0	R/W	0x0	CK_TRAIL_SET CK_TRAIL_SET clk tail =(CK_TRAIL_SET + 2)* Tclk

13.3.5.6 0x101C DPHY TX Timing Parameter 3 Register (Default Value: 0x0000_0000)

Offset:0x101C			Register Name: DPHY_TX_TIME3_REG
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19:0	R/W	0x0	LPTX_ULPS_EXIT_SET ULPS exit Cycles.

13.3.5.7 0x1030 DPHY RX Timing Parameter 0 Register (Default Value: 0x0000_0000)

Offset:0x1030			Register Name: DPHY_RX_TIME0_REG
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x0	HSRX_SYNC_ERR_TO When HS SOT is not detected until reaching the hs sync error timeout counter, the SOT_ERR should be flagged. Only valid for data lane.
23:16	R/W	0x0	HSRX_CLK_MISS When clock lane is detected no clock until hs rx clock miss counter, the receiver disconnect the terminal resister. Only valid for clock lane.
15:8	R/W	0x0	LPRX_TO The timeout counter for receiver in LP mode.
7:6	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1030			Register Name: DPHY_RX_TIME0_REG
Bit	Read/Write	Default/Hex	Description
5	R/W	0x0	HSRX_SYNC_ERR_TO_EN HSRX Sync Error To Enable 0: Disable 1: Enable HSRX_SYNC_ERR_TO counter
4	R/W	0x0	HSRX_CLK_MISS_EN HSRX Clock Miss Enable 0: Disable 1: Enable HSRX_CLK_MISS counter
3:2	/	/	/
1	R/W	0x0	FREQ_CNT_EN FREQ Count Enable 0: Disable 1: Enable When enabled, the FREQ_CNT counter is counted by DPhy Clock between 1000 Byte Clock.
0	R/W	0x0	LPRX_TO_EN LP RX timeout enable 0: Disable 1: Enable

13.3.5.8 0x1034 DPHY RX Timing Parameter 1 Register (Default Value: 0x0000_0000)

Offset:0x1034			Register Name: DPHY_RX_TIME1_REG
Bit	Read/Write	Default/Hex	Description
31:20	R/W	0x0	RX_DLY The time that DPhy process hs fifo data and pull off data valid signal to protocal after DPhy has detected the lane state from HS to LP. It should be more than 8 byte clock cycle time.
19:0	R/W	0x0	LPRX_ULPS_WP When recerivers detects MARK-I for ULPS Wakeup Cycles, the corresponding ULPS WP is pending. (Valid for clock lane and all data lane)

13.3.5.9 0x1040 DPHY RX Timing Parameter 3 Register (Default Value: 0x0000_0000)

Offset:0x1040			Register Name: DPHY_RX_TIME3_REG
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	LPRST_DLY The added delay time that reset the hs-fifo after the DPhy has detected the HS-to-LP.

Draft Version

Offset:0x1040			Register Name: DPHY_RX_TIME3_REG
Bit	Read/Write	Default/Hex	Description
15:0	R	0x0	FREQ_CNT The value of FREQ_CNT counter is counted by DPhy Clock between 1000 Byte Cock.

13.3.5.10 0x104C DPHY Analog 0 Register (Default Value: 0x0000_0044)

Offset:0x104C			Register Name: DPHY_ANA0_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:20	R/W	0x0	dsi_reg_preemph0 Data lane0 hstx preemphasis tuning.
19:16	R/W	0x0	dsi_reg_preemph1 Data lane1 hstx preemphasis tuning.
15:12	R/W	0x0	dsi_reg_preemph2 Data lane2 hstx preemphasis tuning.
11:8	R/W	0x0	dsi_reg_preemph3 Data lane3 hstx preemphasis tuning.
7	/	/	/
6:4	R/W	0x4	dsi_reg_lptx_setc LPtx current bias tuning.
3	/	/	/
2:0	R/W	0x4	dsi_reg_lptx_setr LPtx output resistance tuning.

13.3.5.11 0x1050 DPHY Analog 1 Register (Default Value: 0x0000_0000)

Offset:0x1050			Register Name: DPHY_ANA1_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	envtt_mode Hstx vtt enable.
30:27	/	/	/
26	R/W	0x0	dsi_en_phback_lock Back sync clk lock enable.
25	R/W	0x0	dsi_en_phback_sync Back sync clk enable.
24	R/W	0x0	dsi_en_soft_phsel Resister control enable for phase back clk.
23:22	R/W	0x0	dsi_reg_soft_phsel Resister tuning for phase back clk.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1050			Register Name: DPHY_ANA1_REG
Bit	Read/Write	Default/Hex	Description
21:20	R/W	0x0	dsi_reg_phsync_set digital clock phase set for parallel data.
19:16	R/W	0x0	dsi_en_clkpatd Hstx clk pattern enable for data lane0 to lane3.
15	/	/	/
14:11	R/W	0x0	dsi_en_vtt_test Hstx vtt test enable for data lane0 to lane3.
10	R/W	0x0	dsi_en_vtt_testc Hstx vtt test enable for clk lane.
9:6	R/W	0x0	dsi_reg_hstx_plr Data lane0 to lane3 hs tx polar reverse.
5	R/W	0x0	dsi_reg_hstxck_plr Clk lane hs tx polar reverse.
4:1	R/W	0x0	dsi_en_vlptx_test Data lane0 to lane3 LPtx analog point test enable
0	R/W	0x0	dsi_en_vlptx_testc Clk lane LPtx analog point test enable.

13.3.5.12 0x1054 DPHY Analog 2 Register (Default Value:0x0100_0F20)

Offset:0x1054			Register Name: DPHY_ANA2_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:24	R/W	0x1	EN_P2S Enable signal for HS p2s module in Data Lane<3:0>
23:12	/	/	/
11:8	R/W	0xF	EN_TXTERM Enable signal for HStx termination in Data Lane<3:0>
7:6	/	/	/
5	R/W	0x1	EN_TXTREMC Enable signal for HStx termination in Clock Lane
4	R/W	0x0	EN_CLK Clock Module Enable
3:2	/	/	/
1	R/W	0x0	EN_IREF Enable signal for current bias Set as "1"

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1054			Register Name: DPHY_ANA2_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	ANA_CPU_EN Enable all register with CPU, when disable, those bits are controlled by circuit automatically.

13.3.5.13 0x1058 DPHY Analog 3 Register (Default Value: 0xF800_0000)

Offset:0x1058			Register Name: DPHY_ANA3_REG
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0xF	EN_VDRVLDO_ON Enable signal for HS TX LDO in Data Lane<3:0> Set as "1111" when hstx
27	R/W	0x1	EN_VDRVLDO_ONC Enable signal for HS TX LDO in Clock Lane Set as "1" when hstx
26	R/W	0x0	EN_DIV2 Enable signal for input clock divided by 2. Set as "1"
25	R/W	0x0	EN_LVCK Enable signal for clock power LDO is active DSI set as "1";CSI set as "0"
24	R/W	0x0	EN_LV Enable signal for data power LDO is active Set as "1"
23	R/W	0x0	EN_ULPSC CLK Lane LP contention detect threshold tuning.
22:19	R/W	0x0	EN_ULPS Data Lane LP contention detect threshold tuning.
18	R/W	0x0	EN_VREF Enable signal for reference power LDO is active Set as "1"
17:15	/	/	/
14	R/W	0x0	EN_LPCDC Enable signal for LP cd module is active in Clock Lane
13	R/W	0x0	EN_LPTXC Enable signal for LP tx module is active in Clock Lane
12	R/W	0x0	EN_LPRXC Enable signal for LP rx module is active in Clock Lane

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1058			Register Name: DPHY_ANA3_REG
Bit	Read/Write	Default/Hex	Description
11:8	R/W	0x0	EN_LPCD Enable signal for LP cd module is active in Data Lane<3:0>
7:4	R/W	0x0	EN_LPRX Enable signal for LP rx module is active in Data Lane<3:0>
3:0	R/W	0x0	EN_LPTX Enable signal for LP tx module is active in Data Lane<3:0>

13.3.5.14 0x105C DPHY Analog 4 Register (Default Value: 0x0000_0000)

Offset:0x105C			Register Name: DPHY_ANA4_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	dsi_en_mipi Mipi dsi enable.
30	R/W	0x0	dsi_en_comtest Common test enable.
29:28	R/W	0x0	dsi_reg_comtest Common test config.
27	/	/	/
26:24	R/W	0x0	dsi_reg_ib common ibias tuning
23	/	/	/
22:20	R/W	0x0	dsi_reg_vres_set Res calibration reference voltage tuning. Range from 0.17 V to 0.24 V
19	/	/	/
18:16	R/W	0x0	dsi_reg_vtt_set Hstx reference voltage tuning. Range from 0.37V to 0.5V
15	/	/	/
14:12	R/W	0x0	dsi_reg_vlptx_set LPtx reference voltage tuning. Range from 0.85V to 1.0V
11	/	/	/
10:8	R/W	0x4	dsi_reg_vlv_set LDO voltage tuning for core power.
7	R/W	0x0	dsi_en_rescal Resistance calibration enable.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x105C			Register Name: DPHY_ANA4_REG
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	dsi_on_rescal Resistance calibration on.
5	R/W	0x0	dsi_en_soft_rcal Software Resistance calibration enable.
4:0	/	/	/

13.3.5.15 0x1060 DPHY Interrupt Enable 0 Register (Default Value: 0x0000_0000)

Offset:0x1060			Register Name: DPHY_INT_EN0_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CD_LP1_ERR_D3_INT Contention Detection detects LP1 error interrupt
30	R/W	0x0	CD_LP0_ERR_D3_INT Contention Detection detects LP0 error interrupt
29	R/W	0x0	CD_LP1_ERR_D2_INT Contention Detection detects LP1 error interrupt
28	R/W	0x0	CD_LP0_ERR_D2_INT Contention Detection detects LP0 error interrupt
27	R/W	0x0	CD_LP1_ERR_D1_INT Contention Detection detects LP1 error interrupt
26	R/W	0x0	CD_LP0_ERR_D1_INT Contention Detection detects LP0 error interrupt
25	R/W	0x0	CD_LP1_ERR_D0_INT Contention Detection detects LP1 error interrupt
24	R/W	0x0	CD_LP0_ERR_D0_INT Contention Detection detects LP0 error interrupt
23	R/W	0x0	CD_LP1_ERR_CLK_INT Contention Detection detects LP1 error interrupt
22	R/W	0x0	CD_LP0_ERR_CLK_INT Contention Detection detects LP0 error interrupt
21:16	/	/	/
15	R/W	0x0	RX_ALG_ERR_D3_INT The payload that DPHY RX received is not aligned to 8bit or 9bit, which depends on HSRX_8B9B_EN
14	R/W	0x0	RX_ALG_ERR_D2_INT The payload that DPHY RX received is not aligned to 8bit or 9bit, which depends on HSRX_8B9B_EN
13	R/W	0x0	RX_ALG_ERR_D1_INT The payload that DPHY RX received is not aligned to 8bit or 9bit, which depends on HSRX_8B9B_EN

Draft Version
ALLWINNER

Offset:0x1060			Register Name: DPHY_INT_EN0_REG
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	RX_ALG_ERR_D0_INT The payload that DPHY RX received is not aligned to 8bit or 9bit, which depends on HSRX_8B9B_EN.
11	R/W	0x0	SOT_SYNC_ERR_D3_INT DPHY RX can not detected SOT sequence at Data Lane 0 interrupt.
10	R/W	0x0	SOT_SYNC_ERR_D2_INT DPHY RX can not detected SOT sequence at Data Lane 0 interrupt.
9	R/W	0x0	SOT_SYNC_ERR_D1_INT DPHY RX can not detected SOT sequence at Data Lane 0 interrupt.
8	R/W	0x0	SOT_SYNC_ERR_D0_INT DPHY RX can not detected SOT sequence at Data Lane 0 interrupt.
7	R/W	0x0	SOT_ERR_D3_INT DPHY RX detected SOT sequence with 1-bit error at Data Lane 0 interrupt.
6	R/W	0x0	SOT_ERR_D2_INT DPHY RX detected SOT sequence with 1-bit error at Data Lane 0 interrupt.
5	R/W	0x0	SOT_ERR_D1_INT DPHY RX detected SOT sequence with 1-bit error at Data Lane 0 interrupt.
4	R/W	0x0	SOT_ERR_D0_INT DPHY RX detected SOT sequence with 1-bit error at Data Lane 0 interrupt.
3	R/W	0x0	SOT_D3_INT SOT D3 Interrupt 0: Disable 1: Enable DPHY RX detected SOT sequence at Data Lane 3 interrupt.
2	R/W	0x0	SOT_D2_INT SOT D2 Interrupt 0: Disable 1: Enable DPHY RX detected SOT sequence at Data Lane 2 interrupt.

Draft Version
ALLWINNER

Offset:0x1060			Register Name: DPHY_INT_EN0_REG
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	SOT_D1_INT SOT D1 Interrupt 0: Disable 1: Enable DPHY RX detected SOT sequence at Data Lane 1 interrupt.
0	R/W	0x0	SOT_D0_INT SOT D0 Interrupt 0: Disable 1: Enable DPHY RX detected SOT sequence at Data Lane 0 interrupt.

13.3.5.16 0x1064 DPHY Interrupt Enable 1 Register (Default Value: 0x0000_0000)

Offset:0x1064			Register Name: DPHY_INT_EN1_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	FALSE_CTL_D3_INT A false control occurs at Data Lane 3 interrupt.
30	R/W	0x0	FALSE_CTL_D2_INT A false control occurs at Data Lane 2 interrupt.
29	R/W	0x0	FALSE_CTL_D1_INT A false control occurs at Data Lane 1 interrupt.
28	R/W	0x0	FALSE_CTL_D0_INT A false control occurs at Data Lane 0 interrupt.
27	R/W	0x0	ESC_CMD_ERR_D3_INT DPHY RX received can not recognize the Escape Entry Command at Data Lane 3 interrupt.
26	R/W	0x0	ESC_CMD_ERR_D2_INT DPHY RX received can not recognize the Escape Entry Command at Data Lane 2 interrupt.
25	R/W	0x0	ESC_CMD_ERR_D1_INT DPHY RX received can not recognize the Escape Entry Command at Data Lane 1 interrupt.
24	R/W	0x0	ESC_CMD_ERR_D0_INT DPHY RX received can not recognize the Escape Entry Command at Data Lane 0 interrupt.
23	R/W	0x0	RST_D3_INT DPHY RX detected Reset Trigger sequence at Data Lane 3 interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1064			Register Name: DPHY_INT_EN1_REG
Bit	Read/Write	Default/Hex	Description
22	R/W	0x0	RST_D2_INT DPHY RX detected Reset Trigger sequence at Data Lane 2 interrupt.
21	R/W	0x0	RST_D1_INT DPHY RX detected Reset Trigger sequence at Data Lane 1 interrupt.
20	R/W	0x0	RST_D0_INT DPHY RX detected Reset Trigger sequence at Data Lane 0 interrupt.
19	R/W	0x0	UNDEF5_D0_INT DPHY RX received undefined 5 sequence at Data Lane 0 interrupt.
18	R/W	0x0	UNDEF4_D0_INT DPHY RX received undefined 4 sequence at Data Lane 0 interrupt.
17	R/W	0x0	UNDEF3_D0_INT DPHY RX received undefined 3 sequence at Data Lane 0 interrupt.
16	R/W	0x0	UNDEF2_D0_INT DPHY RX received undefined 2 sequence at Data Lane 0 interrupt.
15	R/W	0x0	UNDEF1_D0_INT DPHY RX received undefined 1 sequence at Data Lane 0 interrupt.
14	R/W	0x0	TX_TRND_ERR_D0_INT DPHY TX turn around error at Data Lane 0 interrupt.
13	R/W	0x0	RX_TRND_D0_INT DPHY RX received turn around sequence at Data Lane 0 interrupt.
12	R/W	0x0	LPDT_D0_INT DPHY RX complete LPDT transfer at Data Lane 0 interrupt.
11:10	/	/	/
9	R/W	0x0	ULPS_WP_CLK_INT DPHY RX detected ULPS wakeup at Clock Lane interrupt.
8	R/W	0x0	ULPS_CLK_INT DPHY RX detected ULPS sequence at Clock Lane interrupt.

Draft Version
ALLWINNER

Offset:0x1064			Register Name: DPHY_INT_EN1_REG
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	ULPS_WP_D3_INT DPHY RX detected ULPS wakeup at Data Lane 3 interrupt.
6	R/W	0x0	ULPS_WP_D2_INT DPHY RX detected ULPS wakeup at Data Lane 2 interrupt.
5	R/W	0x0	ULPS_WP_D1_INT DPHY RX detected ULPS wakeup at Data Lane 1 interrupt.
4	R/W	0x0	ULPS_WP_D0_INT DPHY RX detected ULPS wakeup at Data Lane 0 interrupt.
3	R/W	0x0	ULPS_D3_INT DPHY RX detected ULPS sequence at Data Lane 3 interrupt.
2	R/W	0x0	ULPS_D2_INT DPHY RX detected ULPS sequence at Data Lane 2 interrupt.
1	R/W	0x0	ULPS_D1_INT DPHY RX detected ULPS sequence at Data Lane 1 interrupt.
0	R/W	0x0	ULPS_D0_INT DPHY RX detected ULPS sequence at Data Lane 0 interrupt.

13.3.5.17 0x1070 DPHY Interrupt Pending 0 Register (Default Value: 0x0000_0000)

Offset:0x1070			Register Name: DPHY_INT_PD0_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CD_LP1_ERR_D3_PD Contention Detection detects LP1 error interrupt pending. Write "1" to clear.
30	R/W	0x0	CD_LP0_ERR_D3_PD Contention Detection detects LP0 error interrupt pending. Write "1" to clear.
29	R/W	0x0	CD_LP1_ERR_D2_PD Contention Detection detects LP1 error interrupt pending. Write "1" to clear.
28	R/W	0x0	CD_LP0_ERR_D2_PD Contention Detection detects LP0 error interrupt pending. Write "1" to clear.

Draft Version
ALLWINNER

Offset:0x1070			Register Name: DPHY_INT_PD0_REG
Bit	Read/Write	Default/Hex	Description
27	R/W	0x0	CD_LP1_ERR_D0_PD Contention Detection detects LP1 error interrupt pending. Write "1" to clear.
26	R/W	0x0	CD_LP0_ERR_D0_PD Contention Detection detects LP0 error interrupt pending. Write "1" to clear.
25	R/W	0x0	CD_LP1_ERR_D1_PD Contention Detection detects LP1 error interrupt pending. Write "1" to clear.
24	R/W	0x0	CD_LP0_ERR_D1_PD Contention Detection detects LP0 error interrupt pending. Write "1" to clear.
23	R/W	0x0	CD_LP1_ERR_CLK_PD Contention Detection detects LP1 error interrupt pending. Write "1" to clear.
22	R/W	0x0	CD_LP0_ERR_CLK_PD Contention Detection detects LP0 error interrupt pending. Write "1" to clear.
21:16	/	/	/
15	R/W	0x0	RX_ALG_ERR_D3_PD Asserted if the payload that DPHY RX received is not aligned to 8bit or 9bit, which depends on HSRX_8B9B_EN.
14	R/W	0x0	RX_ALG_ERR_D2_PD Asserted if the payload that DPHY RX received is not aligned to 8bit or 9bit, which depends on HSRX_8B9B_EN.
13	R/W	0x0	RX_ALG_ERR_D1_PD Asserted if the payload that DPHY RX received is not aligned to 8bit or 9bit, which depends on HSRX_8B9B_EN.
12	R/W	0x0	RX_ALG_ERR_D0_PD Asserted if the payload that DPHY RX received is not aligned to 8bit or 9bit, which depends on HSRX_8B9B_EN.
11	R/W	0x0	SOT_SYNC_ERR_D3_PD Asserted if DPHY RX cant not detected SOT sequence at Data Lane3. The SoT Leader sequence is corrupted in a way that proper synchronization cannot be expected. Write "1" to clear.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1070			Register Name: DPHY_INT_PD0_REG
Bit	Read/Write	Default/Hex	Description
10	R/W	0x0	SOT_SYNC_ERR_D2_PD Asserted if DPHY RX cant not detected SOT sequence at Data Lane2. The SoT Leader sequence is corrupted in a way that proper synchronization cannot be expected. Write "1" to clear.
9	R/W	0x0	SOT_SYNC_ERR_D1_PD Asserted if DPHY RX cant not detected SOT sequence at Data Lane1. The SoT Leader sequence is corrupted in a way that proper synchronization cannot be expected. Write "1" to clear.
8	R/W	0x0	SOT_SYNC_ERR_D0_PD Asserted if DPHY RX cant not detected SOT sequence at Data Lane0. The SoT Leader sequence is corrupted in a way that proper synchronization cannot be expected. Write "1" to clear.
7	R/W	0x0	SOT_ERR_D3_PD Asserted if DPHY RX detected SOT sequence with 1-bit error at Data Lane 3. The confidence in the payload data is lower. Write "1" to clear.
6	R/W	0x0	SOT_ERR_D2_PD Asserted if DPHY RX detected SOT sequence with 1-bit error at Data Lane 2. The confidence in the payload data is lower. Write "1" to clear.
5	R/W	0x0	SOT_ERR_D1_PD Asserted if DPHY RX detected SOT sequence with 1-bit error at Data Lane 1. The confidence in the payload data is lower. Write "1" to clear.
4	R/W	0x0	SOT_ERR_D0_PD Asserted if DPHY RX detected SOT sequence with 1-bit error at Data Lane 0. The confidence in the payload data is lower. Write "1" to clear.
3	R/W	0x0	SOT_D3_PD Asserted if DPHY RX detected SOT sequence at Data Lane 3. Write "1" to clear.
2	R/W	0x0	SOT_D2_PD Asserted if DPHY RX detected SOT sequence at Data Lane 2. Write "1" to clear.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1070			Register Name: DPHY_INT_PD0_REG
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	SOT_D1_PD Asserted if DPHY RX detected SOT sequence at Data Lane 1. Write "1" to clear.
0	R/W	0x0	SOT_D0_PD Asserted if DPHY RX detected SOT sequence at Data Lane 0. Write "1" to clear.

13.3.5.18 0x1074 DPHY Interrupt Pending 1 Register (Default Value: 0x0000_0000)

Offset:0x1074			Register Name: DPHY_INT_PD1_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	FALSE_CTL_D3_PD Asserted if a LP-Rqst (LP-10) is not followed by the remainder of a valid Escape sequence or a HS-Rqst (LP-01) is not correctly followed by a Bridge State (LP-00). Write "1" to clear.
30	R/W	0x0	FALSE_CTL_D2_PD Asserted if a LP-Rqst (LP-10) is not followed by the remainder of a valid Escape sequence or a HS-Rqst (LP-01) is not correctly followed by a Bridge State (LP-00). Write "1" to clear.
29	R/W	0x0	FALSE_CTL_D1_PD Asserted if a LP-Rqst (LP-10) is not followed by the remainder of a valid Escape sequence or a HS-Rqst (LP-01) is not correctly followed by a Bridge State (LP-00). Write "1" to clear.
28	R/W	0x0	FALSE_CTL_D0_PD Asserted if a LP-Rqst (LP-10) is not followed by the remainder of a valid Escape sequence or a HS-Rqst (LP-01) is not correctly followed by a Bridge State (LP-00). Write "1" to clear.
27	R/W	0x0	ESC_CMD_ERR_D3_PD Asserted if DPHY RX received can not recognize the Escape Entry Command at Data Lane 3. Write "1" to clear.
26	R/W	0x0	ESC_CMD_ERR_D2_PD Asserted if DPHY RX received can not recognize the Escape Entry Command at Data Lane 2. Write "1" to clear.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1074			Register Name: DPHY_INT_PD1_REG
Bit	Read/Write	Default/Hex	Description
25	R/W	0x0	ESC_CMD_ERR_D1_PD Asserted if DPHY RX received can not recognize the Escape Entry Command at Data Lane 1. Write "1" to clear.
24	R/W	0x0	ESC_CMD_ERR_D0_PD Asserted if DPHY RX received can not recognize the Escape Entry Command at Data Lane 0. Write "1" to clear.
23	R/W	0x0	RST_D3_PD Asserted if DPHY RX detected Reset Trigger sequence at Data Lane3. Write "1" to clear.
22	R/W	0x0	RST_D2_PD Asserted if DPHY RX detected Reset Trigger sequence at Data Lane2. Write "1" to clear.
21	R/W	0x0	RST_D1_PD Asserted if DPHY RX detected Reset Trigger sequence at Data Lane1. Write "1" to clear.
20	R/W	0x0	RST_D0_PD Asserted if DPHY RX detected Reset Trigger sequence at Data Lane0. Write "1" to clear.
19	R/W	0x0	UNDEF5_D0_PD Asserted if DPHY RX received undefined 5 sequence at Data Lane0. Write "1" to clear. "10100000"
18	R/W	0x0	UNDEF4_D0_PD Asserted if DPHY RX received undefined 4 sequence at Data Lane0. Write "1" to clear. "00100001"
17	R/W	0x0	UNDEF3_D0_PD Asserted if DPHY RX received undefined 3 sequence at Data Lane0. Write "1" to clear. "01011101"
16	R/W	0x0	UNDEF2_D0_PD Asserted if DPHY RX received undefined 2 sequence at Data Lane0 . Write "1" to clear. "11011110"
15	R/W	0x0	UNDEF1_D0_PD Asserted if DPHY RX received undefined 1 sequence at Data Lane0. Write "1" to clear. "10011111"

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1074			Register Name: DPHY_INT_PD1_REG
Bit	Read/Write	Default/Hex	Description
14	R/W	0x0	TX_TRND_ERR_D0_PD Asserted if DPHY TX turn around error at Data Lane 0. Write "1" to clear. Write "1" to clear.
13	R/W	0x0	RX_TRND_D0_PD Asserted if DPHY RX received turn around sequence at Data Lane0.
12	R/W	0x0	LPDT_D0_PD Asserted if DPHY RX complete LPDT transfer at Data Lane 0 . Write "1" to clear. "11100001"
11:10	/	/	/
9	R/W	0x0	ULPS_WP_CLK_PD Asserted if DPHY RX detected ULPS wakeup at Clock Lane. Write "1" to clear.
8	R/W	0x0	ULPS_CLK_PD Asserted if DPHY RX detected ULPS sequence at Clock Lane. Write "1" to clear.
7	R/W	0x0	ULPS_WP_D3_PD Asserted if DPHY RX detected ULPS wakeup at Data Lane 3. Write "1" to clear.
6	R/W	0x0	ULPS_WP_D2_PD Asserted if DPHY RX detected ULPS wakeup at Data Lane 2. Write "1" to clear.
5	R/W	0x0	ULPS_WP_D1_PD Asserted if DPHY RX detected ULPS wakeup at Data Lane 1. Write "1" to clear.
4	R/W	0x0	ULPS_WP_D0_PD Asserted if DPHY RX detected ULPS wakeup at Data Lane 0. Write "1" to clear.
3	R/W	0x0	ULPS_D3_PD Asserted if DPHY RX detected ULPS sequence at Data Lane 3. Write "1" to clear.
2	R/W	0x0	ULPS_D2_PD Asserted if DPHY RX detected ULPS sequence at Data Lane 2. Write "1" to clear.
1	R/W	0x0	ULPS_D1_PD Asserted if DPHY RX detected ULPS sequence at Data Lane 1. Write "1" to clear.
0	R/W	0x0	ULPS_D0_PD Asserted if DPHY RX detected ULPS sequence at Data Lane 0. Write "1" to clear. "00011110"

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.3.5.19 0x10E0 DPHY Debug 0 Register (Default Value: 0x0000_0000)

Offset: 0x10E0			Register Name: DPHY_DBG0_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28	R	0x0	DIR Direction 0: No lane switch into HS transmission 1: At least one lane switch into HS transmission
27:26	/	/	/
25	R	0x0	SOFT_RCAL_CMPO Resistance calibration comparator output.
24	R	0x0	SOFT_RCAL_FLAG Resistance calibration completion flag.
23:19	R	0x0	SOFT_RCAL_VALUE Resistance calibration bit return to system.
18:16	R	0x0	LPTX_STA_CLK LPTX Status Clock 000: STP_ST 001: HSRQ_ST 010: ESRQ_ST 011: TNRD_ST 100: ULPS_ST 101: HS_ST 110: ESP_ST 111: RX_ST
15	/	/	/
14:12	R	0x0	LPTX_STA_D3 LPTX Status D3 000: STP_ST 001: HSRQ_ST 010: ESRQ_ST 011: TNRD_ST 100: ULPS_ST 101: HS_ST 110: ESP_ST 111: RX_ST
11	/	/	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x10E0			Register Name: DPHY_DBG0_REG
Bit	Read/Write	Default/Hex	Description
10:8	R	0x0	LPTX_STA_D2 LPTX Status D2 000: STP_ST 001: HSRQ_ST 010: ESRQ_ST 011: TNRD_ST 100: ULPS_ST 101: HS_ST 110: ESP_ST 111: RX_ST
7	/	/	/
6:4	R	0x0	LPTX_STA_D1 LPTX Status D1 000: STP_ST 001: HSRQ_ST 010: ESRQ_ST 011: TNRD_ST 100: ULPS_ST 101: HS_ST 110: ESP_ST 111: RX_ST
3	/	/	/
2:0	R	0x0	LPTX_STA_D0 LPTX Status D0 000: STP_ST 001: HSRQ_ST 010: ESRQ_ST 011: TNRD_ST 100: ULPS_ST 101: HS_ST 110: ESP_ST 111: RX_ST

13.3.5.20 0x10E4 DPHY Debug 1 Register (Default Value: 0x0000_0000)

Offset: 0x10E4			Register Name: DPHY_DBG1_REG
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/

Draft Version
ALLWINNER

Offset: 0x10E4			Register Name: DPHY_DBG1_REG
Bit	Read/Write	Default/Hex	Description
13:12	R/W	0x0	LPTX_SET_CK Clock Lane output state as follow: 00: LP-00 01: LP-01 10: LP-10 11: LP-11
11:10	R/W	0x0	LPTX_SET_D3 Data Lane 3 output state as follow: 00: LP-00 01: LP-01 10: LP-10 11: LP-11
9:8	R/W	0x0	LPTX_SET_D2 Data Lane 2 output state as follow: 00: LP-00 01: LP-01 10: LP-10 11: LP-11
7:6	R/W	0x0	LPTX_SET_D1 Data Lane 1 output state as follow: 00: LP-00 01: LP-01 10: LP-10 11: LP-11
5:4	R/W	0x0	LPTX_SET_D0 Data Lane 0 output state as follow: 00: LP-00 01: LP-01 10: LP-10 11: LP-11
3:2	/	/	/
1	R/W	0x0	HSTX_DBG_EN HSTX Debug Enable 0: Normal mode 1: Debug mode
0	R/W	0x0	LPTX_DBG_EN LPTX Debug Enable 0: Normal mode 1: Debug mode

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.3.5.21 0x10E8 DPHY Debug 2 Register (Default Value: 0x0000_0000)

Offset: 0x10E8			Register Name: DPHY_DBG2_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	HSTX_Data Bit31-24: D3_DATA Bit23-16: D2_DATA Bit15-08: D1_DATA Bit07-00: D0_DATA

13.3.5.22 0x10EC DPHY Debug 3 Register (Default Value: 0x0000_0000)

Offset:0x10EC			Register Name: DPHY_DBG3_REG
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19:16	R	0x0	LPRX_STA_CLK LPRX Status Clock 0000: LP00S 0001: LP01S 0010: LP10S 0011: LP11S 0100: TRNDS 0101: HS_S 0110: LPDTS 0111: ESCPS 1000: ULPSS 1001: RSETS 1010: UDF1S 1011: UDF2S 1100: UDF3S 1101: UDF4S 1110: UDF5S

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x10EC			Register Name: DPHY_DBG3_REG
Bit	Read/Write	Default/Hex	Description
15:12	R	0x0	LPRX_STA_D3 LPRX Status D3 0000: LP00S 0001: LP01S 0010: LP10S 0011: LP11S 0100: TRNDS 0101: HS_S 0110: LPDTS 0111: ESCPS 1000: ULPSS 1001: RSETS 1010: UDF1S 1011: UDF2S 1100: UDF3S 1101: UDF4S 1110: UDF5S
11:8	R	0x0	LPRX_STA_D2 LPRX Status D2 0000: LP00S 0001: LP01S 0010: LP10S 0011: LP11S 0100: TRNDS 0101: HS_S 0110: LPDTS 0111: ESCPS 1000: ULPSS 1001: RSETS 1010: UDF1S 1011: UDF2S 1100: UDF3S 1101: UDF4S 1110: UDF5S

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x10EC			Register Name: DPHY_DBG3_REG
Bit	Read/Write	Default/Hex	Description
7:4	R	0x0	LPRX_STA_D1 LPRX Status D1 0000: LP00S 0001: LP01S 0010: LP10S 0011: LP11S 0100: TRNDS 0101: HS_S 0110: LPDTS 0111: ESCPS 1000: ULPSS 1001: RSETS 1010: UDF1S 1011: UDF2S 1100: UDF3S 1101: UDF4S 1110: UDF5S
3:0	R	0x0	LPRX_STA_D0 LPRX Status D0 0000: LP00S 0001: LP01S 0010: LP10S 0011: LP11S 0100: TRNDS 0101: HS_S 0110: LPDTS 0111: ESCPS 1000: ULPSS 1001: RSETS 1010: UDF1S 1011: UDF2S 1100: UDF3S 1101: UDF4S 1110: UDF5S

13.3.5.23 0x10F0 DPHY Debug 4 Register (Default Value: 0x0000_0000)

Offset:0x10F0			Register Name: DPHY_DBG4_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x10F0			Register Name: DPHY_DBG4_REG
Bit	Read/Write	Default/Hex	Description
25:24	R	0x0	LPCD_PHY_CLK LPCD PHY Clock 00: LP-00 01: LP-01 10: LP-10 11: LP-11
23:22	R	0x0	LPCD_PHY_D3 LPCD PHY D3 00: LP-00 01: LP-01 10: LP-10 11: LP-11
21:20	R	0x0	LPCD_PHY_D2 LPCD PHY D2 00: LP-00 01: LP-01 10: LP-10 11: LP-11
19:18	R	0x0	LPCD_PHY_D1 LPCD PHY D1 00: LP-00 01: LP-01 10: LP-10 11: LP-11
17:16	R	0x0	LPCD_PHY_D0 LPCD PHY D0 00: LP-00 01: LP-01 10: LP-10 11: LP-11
15:10	/	/	/
9:8	R	0x0	LPRX_PHY_CLK LPRX PHY Clock 00: LP-00 01: LP-01 10: LP-10 11: LP-11

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x10F0			Register Name: DPHY_DBG4_REG
Bit	Read/Write	Default/Hex	Description
7:6	R	0x0	LPRX_PHY_D3 LPRX PHY D3 00: LP-00 01: LP-01 10: LP-10 11: LP-11
5:4	R	0x0	LPRX_PHY_D2 LPRX PHY D2 00: LP-00 01: LP-01 10: LP-10 11: LP-11
3:2	R	0x0	LPRX_PHY_D1 LPRX PHY D1 00: LP-00 01: LP-01 10: LP-10 11: LP-11
1:0	R	0x0	LPRX_PHY_D0 LPRX PHY D0 00: LP-00 01: LP-01 10: LP-10 11: LP-11

13.3.5.24 0x10F4 DPHY Debug 5 Register (Default Value: 0x0000_0000)

Offset:0x10F4			Register Name: DPHY_DBG5_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	HSRX_DATA Bit31-24: LANE_D3 Bit23-16: LANE_D2 Bit15-08: LANE_D1 Bit07-00: LANE_D0

13.3.5.25 0x10F8 DPHY TX Skew Register0 (Default Value: 0x0000_0000)

Offset:0x10F8			Register Name: DPHY_TX_SKEW_REG0
Bit	Read/Write	Default/Hex	Description

Draft Version
ALLWINNER

Offset:0x10F8			Register Name: DPHY_TX_SKEW_REG0
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x0	SKEWCAL_ZERO_SET HS-Zero duration in Skew Calibration mode, unit: byteclk
23:16	R/W	0x0	SKEWCAL_TRAIL_SET HS-Trail duration in Skew Calibration mode, unit: byteclk
15:8	R/W	0x0	REG_SKEWCAL Clock Pattern Content : 8'b0101_0101 / 8'b1010_1010
7:0	R/W	0x0	reg_skewcal_sync Skewcal sync Pattern Content : 8'b1111_1111

13.3.5.26 0x10FC DPHY TX Skew Register1 (Default Value: 0x0000_0000)

Offset:0x10FC			Register Name: DPHY_TX_SKEW_REG1
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x0	SKEWCAL_SYNC_SET SkewCal-Sync Duration, unit: byteclk.
23:16	R/W	0x0	SKEWCAL_PEDIC_SET Periodic Mode SkewCal Duration, unit: byteclk.
15:0	R/W	0x0	SKEWCAL_INIT_SET Initial mode SkewCal Duration, unit: byteclk.

13.3.5.27 0x1100 DPHY TX Skew Register2 (Default Value: 0x0000_0000)

Offset:0x1100			Register Name: DPHY_TX_SKEW_REG2
Bit	Read/Write	Default/Hex	Description
10	R/W	0x0	EN_SKEWCAL_INIT Enable Skewcal Init
9	R/W	0x0	EN_SKEWCAL_PERDIC Enable Skewcal Perdic
8	R/W	0x0	SKEWCAL_TRAIL_INV Skewcal Trail Inv
7:0	R/W	0x0	SKEWCAL_PREPARE_LP00 LP-00 duration, unit: byteclk.

13.3.5.28 0x1104 DPHY PLL Register0 (Default Value: 0x00F0_3283)

Offset:0x1104			Register Name: DPHY_PLL_REG0
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1104			Register Name: DPHY_PLL_REG0
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23	R/W	0x1	CP36_EN Enable Signal of CP for 3.3v Voltage
22	R/W	0x1	LDO_EN Enable Signal of 0.9V LDO for V &DV
21	R/W	0x1	EN_LVS Enable Gating For l2h Level_Shift
20	R/W	0x1	PLL_EN Enable Signal for PLL
19:16	R/W	0x0	PRE_DIV p, pre divider = p+1
15:8	R/W	0x32	FB_DIV n,feedback divider = n except 0
7	R/W	0x1	N_DET N Detection
6	R/W	0x0	T_DIV T Divider
5:4	R/W	0x0	POST_DIV0 m0, post divider0= 1/2/4
3:0	R/W	0x3	POST_DIV1 m1, post divider1= m1+1

13.3.5.29 0x1108 DPHY PLL Register1 (Default Value: 0x0000_0481)

Offset:0x1108			Register Name: DPHY_PLL_REG1
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:14	R/W	0x0	UNLOCK_MDSEL Unlock Mdsel 00: 21-29 clock cycles 01: 22-28 clock cycles
13	R/W	0x0	LOCKMDSEL Lockmdsel 0: 24-26 clock cycles 1: 23-27 clock cycles
12	R/W	0x0	LOCKDET_EN Lockdet Enable 0: Disable 1: Enable

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x1108			Register Name: DPHY_PLL_REG1
Bit	Read/Write	Default/Hex	Description
11:9	R/W	0x2	VSETA Reference Voltage Regulation for LDO AV vseta <2:0>: 0.8 V 0.85 V 0.9 V 0.95 V 1.0 V 1.05 V 1.1 V 1.15 V
8:6	R/W	0x2	VSETD Reference Voltage Regulation for LDO DV vsetd<2:0>: 0.8 V 0.85 V 0.9 V 0.95 V 1.0 V 1.05 V 1.1 V 1.15 V
5	R/W	0x0	LPF_SW Charge Pump Current Regulation
4:3	R/W	0x0	ICP_SEL Charge Pump Current Sel & Regulate: 1: Current Regulate 0: Ibias Current 1 for self-bias current
2:1	R/W	0x0	ATEST_SEL Atest Select 00: DV 01: V 10: ICP 11: VC_OD
0	R/W	0x1	TEST_EN Test Enable For Ck_Test & Ana_Test

13.3.5.30 0x1110 COMBO PHY Register0 (Default Value: 0x0000_0000)

Offset:0x1110	Register Name: COMBO_PHY_REG0

Draft Version

Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5	R/W	0	EN_TEST_COMBOLDO Comboldo LDO Test Enable
4	R/W	0	EN_TEST_0P8 0p8 Ldo Test Enable
3	R/W	0	EN_MIPI MIPI PHY Enable
2	R/W	0	EN_LVDS LVDS PHY Enable
1	R/W	0	EN_COMBOLDO Comboldo Enable
0	R/W	0	EN_CP Charge Pump Enable

13.3.5.31 0x1114 COMBO PHY Register1 (Default Value: 0x0000_0000)

Offset:0x1114			Register Name: COMBO_PHY_REG1
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6:4	R/W	0x0	REG_VREF1P6 Vref1p6 Tuning
3	/	/	/
2:0	R/W	0x0	REG_VREF0P8 Vref0p8 Tuning

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.4 TCON_LCD

13.4.1 Overview

The Timing Controller_LCD (TCON_LCD) is a module that processes video signals received from system through a complicated arithmetic and then generates control signals and transmits them to the LCD panel driver IC.

The TCON_LCD includes the following features:

- One panel interface
  - RGB interface with DE/SYNC mode, up to1920 x 1080@60fps
  - Serial/dummy RGB interface, up to 800 x 480@60fps
  - Dither function for RGB888, RGB666 and RGB565
  - Supports BT.656 interface for NTSC and PAL
  - i8080 interface, up to 800x480@60fps
  - Dual-link LVDS interface
    - Up to 1920x1080@60fps for dual-link
    - Up to 1366x768@60fps for single-link
  - Supports outputting pulses to achieve synchronization between sensor and TCON_LCD.

13.4.2 Block Diagram

Figure 13-9 TCON_LCD Block Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.4.3 External Signals

The following table describes the external I/O signals of LCD and LVDS.

Table 13-5 TCON_LCD External Signals

Signal Name	Description	Type
TCON-FSYNC0	Frame Synchronization Signal for TCON and Sensor	O
LCD		
LCD0-D[23:0]	LCD Data Input/Output	I/O
LCD0-CLK	LCD Clock The pixel data are synchronized by this clock	O
LCD0-VSYNC	LCD Vertical Sync It indicates one new frame	O
LCD0-HSYNC	LCD Horizontal Sync It indicates one new scan line	O
LCD0-DE	LCD Data Output Enable	O
LVDS0		
LVDS0-D[3:0]N	LVDS0 Negative Port of Data Channel [3:0]	AO
LVDS0-D[3:0]P	LVDS0 Positive Port of Data Channel [3:0]	AO
LVDS0-CKN	LVDS0 Negative Port of Clock	AO
LVDS0-CKP	LVDS0 Positive Port of Clock	AO
LVDS1		
LVDS1-D[3:0]N	LVDS1 Negative Port of Data Channel [3:0]	AO
LVDS1-D[3:0]P	LVDS1 Positive Port of Data Channel [3:0]	AO
LVDS1-CKN	LVDS1 Negative Port of Clock	AO
LVDS1-CKP	LVDS1 Positive Port of Clock	AO
VCC-LVDS	LVDS Power Supply	P

For parallel RGB, the data of LCD is high-aligned. The correspondence is as follows.

Table 13-6 The Correspondence between LCD and RGB

LCD I/O	Parallel RGB I/O		
	RGB565	RGB666	RGB888
LCD0-D23	R4	R5	R7
LCD0-D22	R3	R4	R6
LCD0-D21	R2	R3	R5
LCD0-D20	R1	R2	R4
LCD0-D19	R0	R1	R3
LCD0-D18	-	R0	R2
LCD0-D17	-	-	R1
LCD0-D16	-	-	R0
LCD0-D15	G5	G5	G7
LCD0-D14	G4	G4	G6
LCD0-D13	G3	G3	G5
LCD0-D12	G2	G2	G4

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

LCD I/O	Parallel RGB I/O		
	RGB565	RGB666	RGB888
LCD0-D11	G1	G1	G3
LCD0-D10	G0	G0	G2
LCD0-D9	-	-	G1
LCD0-D8	-	-	G0
LCD0-D7	B4	B5	B7
LCD0-D6	B3	B4	B6
LCD0-D5	B2	B3	B5
LCD0-D4	B1	B2	B4
LCD0-D3	B0	B1	B3
LCD0-D2	-	B0	B2
LCD0-D1	-	-	B1
LCD0-D0	-	-	B0

The multiplex relationship among LCD, LVDS, and DSI is shown as follows.

Table 13-7 The Correspondence among LCD, LVDS, and DSI.

LCD I/O	LVDS I/O	DSI I/O
LCD0-D0	/	/
LCD0-D1	/	/
LCD0-D2	LVDS0-D0P	DSI-D0P
LCD0-D3	LVDS0-D0N	DSI-D0N
LCD0-D4	LVDS0-D1P	DSI-D1P
LCD0-D5	LVDS0-D1N	DSI-D1N
LCD0-D6	LVDS0-D2P	DSI-CKP
LCD0-D7	LVDS0-D2N	DSI-CKN
LCD0-D8	/	/
LCD0-D9	/	/
LCD0-D10	LVDS0-CKP	DSI-D2P
LCD0-D11	LVDS0-CKN	DSI-D2N
LCD0-D12	LVDS0-D3P	DSI-D3P
LCD0-D13	LVDS0-D3N	DSI-D3N
LCD0-D14	LVDS1-D0P	/
LCD0-D15	LVDS1-D0N	/
LCD0-D16	/	/
LCD0-D17	/	/
LCD0-D18	LVDS1-D1P	/
LCD0-D19	LVDS1-D1N	/
LCD0-D20	LVDS1-D2P	/
LCD0-D21	LVDS1-D2N	/
LCD0-D22	LVDS1-CKP	/
LCD0-D23	LVDS1-CKN	/
LCD0-CLK	LVDS1-D3P	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

LCD I/O	LVDS I/O	DSI I/O
LCD0-DE	LVDS1-D3N	/
LCD0-HSYNC	/	/
LCD0-VSYNC	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.4.4 Functional Description

13.4.4.1 Control signal and data port mapping

		SYNC RGB					CPU Cmd	CPU 18-bit	CPU 16bit								CPU 8bit					CPU 9bit		LVDS		
External I/O	Intern-al pin	Para RGB	Serial RGB			CCIR 656		256 K	256K							65K	256K			65K		256K		Single Link		Dual Link
			1st	2nd	3rd				1st	2nd	3rd	1st	2nd	1st	2nd		1st	2nd	3rd	1st	2nd	1st	2nd	LVDS0	LVDS1	
LCD0-VSYNC	IO0	VSYNC					CS																			
LCD0-HSYNC	IO1	HSYNC					RD																			
LCD0-CLK	IO2	DCLK					WR																		D3P2	D3P2
LCD0-DE	IO3	DE					RS																		D3N2	D3N2
LCD0-D23	D23	R7					D23	R5	R5	B5	G5	R5		R5	B5	R4									CKN2	CKN2
LCD0-D22	D22	R6					D22	R4	R4	B4	G4	R4		R4	B4	R3									CKP2	CKP2
LCD0-D21	D21	R5					D21	R3	R3	B3	G3	R3		R3	B3	R2									D2N2	D2N2
LCD0-D20	D20	R4					D20	R2	R2	B2	G2	R2		R2	B2	R1									D2P2	D2P2
LCD0-D19	D19	R3					D19	R1	R1	B1	G1	R1		R1	B1	R0									D1N2	D1N2
LCD0-D18	D18	R2					D18	R0	R0	B0	G0	R0		R0	B0	G5									D1P2	D1P2
LCD0-D17	D17	R1					D17																			
LCD0-D16	D16	R0					D16																			
LCD0-D15	D15	G7					D15	G5								G4									D0N2	D0N2
LCD0-D14	D14	G6					D14	G4								G3									D0P2	D0P2
LCD0-D13	D13	G5					D13	G3																D3N1		D3N1
LCD0-D12	D12	G4	D71	D72	D73	D7	D12	G2	G5	R5	B5	G5	B5	G5		G2	R5	G5	B5	R4	G2	R5	G2	D3P1		D3P1
LCD0-D11	D11	G3	D61	D62	D63	D6	D11	G1	G4	R4	B4	G4	B4	G4		G1	R4	G4	B4	R3	G1	R4	G1	CKN11		CKN1
LCD0-D10	D10	G2	D51	D52	D53	D5	D10	G0	G3	R3	B3	G3	B3	G3		G0	R3	G3	B3	R2	G0	R3	G0	CKP11		CKP1
LCD0-D9	D9	G1					D9																			
LCD0-D8	D8	G0					D8																			
LCD0-D7	D7	B7	D41	D42	D43	D4	D7	B5	G2	R2	B2	G2	B2	G2		B4	R2	G2	B2	R1	B4	R2	B5	D2N1		D2N1
LCD0-D6	D6	B6	D31	D32	D33	D3	D6	B4	G1	R1	B1	G1	B1	G1		B3	R1	G1	B1	R0	B3	R1	B4	D2P1		D2P1
LCD0-D5	D5	B5	D21	D22	D23	D2	D5	B3	G0	R0	B0	G0	B0	G0		B2	R0	G0	B0	G5	B2	R0	B3	D1N1		D1N1
LCD0-D4	D4	B4	D11	D12	D13	D1	D4	B2								B1				G4	B1	G5	B2	D1P1		D1P1
LCD0-D3	D3	B3	D01	D02	D03	D0	D3	B1								B0				G3	B0	G4	B1	D0N1		D0N1
LCD0-D2	D2	B2					D2	B0														G3	B0	D0P1		D0P1
LCD0-D1	D1	B1					D1																			
LCD0-D0	D0	B0					D0																			

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.4.4.2 HV interface (Sync+DE mode)

HV I/F is also known as Sync + DE mode, which is widely used in TFT LCD module for PMP/MP4 applications.

Its signals are defined as:

Table 13-8 HV Panel Signals

Signal Name	Description	Type
Vsync	Vertical sync, indicates one new frame	O
Hsync	Horizontal sync, indicates one new scan line	O
DCLK	Dot clock, pixel data are sync by this clock	O
DE	LCD data enable	O
D[23..0]	24-bit RGB output from input FIFO for panel	O

The timing diagram of HV interface is as follows.

Figure 13-10 HV Interface Vertical Timing



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 13-11 HV Interface Horizontal Timing



13.4.4.3 BT.656 Interface

In HV serial YUV output mode, its timing is BT656 compatible. SAV adds right before active area every line; EAV adds right after active area every line.

Table 13-9 BT656 Panel Signals

Signal Name	Description	Type
DCLK	Clock signal	O
DATA[7:0]	Data signal	O

Its logic is:

F = “0” for Field 1 F = “1” for Field 2

V = “1” during vertical blanking

H = “0” at SAV H = “1” at EAV

P3-P0 = protection bits

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

P3 = V ┼ H

P2 = F ┼ H

P1 = F ┼ V

P0 = F ┼ V ┼ H

Where ┼ represents the exclusive-OR function.

The 4 byte SAV/EAV sequence is as follows.

Table 13-10 EAV and SAV Sequence

	8-bit Data								10-bit Data	
	D9 (MSB)	D8	D7	D6	D5	D4	D3	D2	D1	D0
Preamble	1	1	1	1	1	1	1	1	1	1
	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0
Status word	1	F	V	H	P3	P2	P1	P0	0	0

13.4.4.4 i8080 Interface

The i8080 I/F LCD panel is most common interface for small size, low resolution LCD panels. The CPU control signals are active low.

Table 13-11 CPU Panel Signals

Signal Name	Description	Type
CS	Chip select, active low	O
WR	Write strobe, active low	O
RD	Read strobe, active low	O
A1	Address bit, controlled by "LCD_CPUI/F" BIT26/25	O
D[23..0]	Digital RGB output signal	I/O

The following figure relationship between basic timing and CPU timing. WR is 180o delay of DCLK; CS is active when pixel data is valid; RD is always set to 1; A1 is set by “LCD_CPUI/F”.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 13-12 i8080 Interface Timing



When CPU I/F is in IDLE state, it can generate WR/RD timing by setting "Lcd_CPUI/F". The CS strobe is one DCLK width, and the WR/RD strobe is half DCLK width.

13.4.4.5 LVDS Interface

Table 13-12 LVDS Panel Signals

Signal Name	Description	Type
CKP	The positive port of clock	AO
CKN	The negative port of clock	AO
D0P	The positive port of data channel 0	AO
D0N	The negative port of data channel 0	AO
D1P	The positive port of data channel 1	AO
D1N	The negative port of data channel 1	AO
D2P	The positive port of data channel 2	AO
D2N	The negative port of data channel 2	AO
D3P	The positive port of data channel 3	AO
D3N	The negative port of data channel 3	AO

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figures show the timing of LVDS interface.

Figure 13-13 LVDS Single Link JEDIA Mode Interface Timing



Figure 13-14 LVDS single link NS Mode interface timing



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 13-15 LVDS Dual Link NS Mode Interface Timing



13.4.4.6 RGB Gamma Correction

Function: This module correct the RGB input data of DE.

A 256*8*3 Byte register file is used to store the gamma table.

Table 13-13 RGB Gamma Correction Table

Offset	Value
0x400	{ B0[7:0], G0[7:0], R0[7:0] }
0x404	{ B1[7:0], G1[7:0], R1[7:0] }
.....	.....
0x7FC	{ B255[7:0], G255[7:0], R255[7:0] }

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.4.4.7 CEU Module

This module enhances color data from DE.

R = (((Rr*R + Rg*G + Rb*B + 8)/16) + Rc + 8)/16

G = (((Gr*R + Gg*G + Gb*B + 8)/16) + Gc + 8)/16

B = (((Br*R + Bg*G + Bb*B + 8)/16) + Bc + 8)/16

Rr, Rg, Rb, Gr, Gg, Gb, Br, Bg, Bb s13 (-16, 16)

Rc, Gc, Bc s19 (-16384, 16384)

R, G, B u8 [0-255]

R has the range of [Rmin, Rmax]

G has the range of [Rmin, Rmax]

B has the range of [Rmin, Rmax]

13.4.4.8 CMAP Module

Function: This module map color data from DE.

Every 4 input pixels are as a unit. A unit is divided into 12 bytes. Output byte can select one of those 12 bytes. Note that even line and odd line can be different, and output can be 12 bytes (4 pixels) or reduce to 6 bytes (2 pixels).

Figure 13-16 CMAP Module



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.4.4.9 FRM Module

Figure 13-17 FRM Module



13.4.4.10 MIPI DSI

The requirements on MIPI DSI mode are as follows.

- When using MIPI DSI as display interface, the data clk of TCON needs be started firstly.
- When it is used with DSI video mode, the setting of block space needs to meet the following relationship.

Figure 13-18 The Data Timing of MIPI DSI Video Mode



DRQ < Line_set < HT

Draft Version

13.4.5 Programming Guidelines

13.4.5.1 HV Mode Configuration

Figure 13-19 HV Mode Initial Process



Parallel RGB

Step 1 Select HV interface type

Configure LCD_CTL_REG [LCD_IF] (reg0x40) to 0 to select HV (Sync+DE) mode, and configure LCD_HV_IF_REG [HV_MODE] (reg0x58) to 0 to select 24bit/1cycle parallel mode.

lcd_dev[sel]->lcd_ctl.lcd_if = HV(Sync+DE);

lcd_dev[sel]->lcd_ctl.src_sel = src; //src = DE/color/grayscale/...

lcd_dev[sel]->lcd_hv_ctl. hv_mode = 24bit/1cycle parallel mode;

Step 2 Clock configuration

NOTE

- In parallel RGB mode, the displayed pixel clock (pixel_CLK) is required to be consistent with the DCLK, the pixel_clk (pixel_clk=Ht*Vt*frame rate) is decided by external LCD.
- When using phase adjustment function, the LCD_IO_POL_REG.DCLK_SEL (reg0x88) selects dclk0(b2 of different phase, and LCD_IO_POL_REG.IO2_INV can achieve 180°phase delay.

Configure corresponding frequency by setting PLL_VIDEO0/1 register, and configure TCON_LCD0 Clock register.

Configure internal frequency division of TCON_LCD. Based on clock source of TCON and DCLK clock ratio, configure LCD_DCLK_REG [LCD_DCLK_DIV]. If using phase adjustment function, LCD_DCLK_REG [LCD_DCLK_EN] needs to be set, usually is 0xf. When the dclk1 and dclk2 in LCD_DCLK_REG [LCD_DCLK_EN] are used, the value of LCD_DCLK_REG [LCD_DCLK_DIV] needs no less than 6.

lcd_dev[sel]->lcd_dclk. dclk_en = en;

lcd_dev[sel]->lcd_dclk. dclk_div = div;

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 3 Set sequence parameters

The sequence parameters include x,ht,hbp,hspw,y,vt,vbp,vspw, and correspond to LCD_BASICx_REG from reg0x48 to reg 0x54. Note that hbp includes hspw, and vbp includes vspw. And LCD_BASIC2_REG.VT needs be set to the twice of the actual value.

lcd_dev[sel]->lcd_basic0.x = x-1;

lcd_dev[sel]->lcd_basic0.y = y-1;

lcd_dev[sel]->lcd_basic1.ht = ht-1;

lcd_dev[sel]->lcd_basic1.hbp = hbp-1;

lcd_dev[sel]->lcd_basic2.vt = vt*2;

lcd_dev[sel]->lcd_basic2.vbp = vbp-1;

lcd_dev[sel]->lcd_basic3.hspw = hspw-1;

lcd_dev[sel]->lcd_basic3.vspw = vspw-1;

Step 4 Open IO output

Set the corresponding data IO enable and control signal IO enable of LCD_IO_TRI_REG (reg0x008C) to 0 to start enable. Note that except the internal IO of TCON_LCD, the external GPIO mapping needs to be set to LCD mode.

When some control signals require polarity reversal, it can realize by setting LCD_IO_POL_REG.IO0-3_INV (reg0x88).

Step 5 Set and open interrupt function

The LCD_GINT0_REG (reg0x0004) controls interrupt mode and flag, and the LCD_GINT1_REG (reg0x0008) sets the interrupt line position of Line interrupt mode.

V interrupt:

lcd_dev[sel]->lcd_gint0.vb_en = 1;

Line interrupt:

lcd_dev[sel]->lcd_gint1.lcd_line_int_num = line;

lcd_dev[sel]->lcd_gint0.line_en = 1;

Step 6 Open module enable

Enable LCD_CTL_REG.LCD_EN (reg0x0040) and LCD_GCTL_REG.LCD_EN (reg0x0000).

lcd_dev[sel]->lcd_ctl.lcd_en = 1;

lcd_dev[sel]->lcd_gctl.lcd_en = 1;

Serial RGB

The serial RGB mode is consistent with parallel RGB mode, the main difference is the definition of clock and the sequence of serial data. The difference is as follows.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 1 Select HV interface type

Set LCD_CTL_REG. LCD_IF (reg0x0040) to 0 to select HV(Sync+DE) mode; set LCD_HV_IF_REG.HV_MODE (reg0x0058) to select 8bit/3cycle RGB serial mode (RGB888), 8bit/4cycle Dummy RGB mode (DRGB) or 8bit/4cycle RGB Dummy mode (RGBD).

lcd_dev[sel]->lcd_ctl.lcd_if = HV(Sync+DE);

lcd_dev[sel]->lcd_ctl.src_sel = src; //src = DE/color/grayscale/...

lcd_dev[sel]->lcd_hv_ctl. hv_mode = Serial mode;

Step 2&3 Set clock and sequence parameters

In serial RGB mode, DCLK is the transfer clock of each byte data. In the same resolution, pixel_clk of serial RGB is three times of its clock in parallel RGB, and ht,hbp,hspw own the same conversion relation. When display is split into odd field and even field, LCD_BASIC2_REG.VT needs not to be set to the twice of the actual value.

lcd_dev[sel]->lcd_basic2.vt = vt;

Set LCD_HV_IF_REG.RGB888_ODD_ORDER/LCD_HV_IF_REG.RGB888_ODD_EVEN to select RGB output sequence of the selected odd and even lines.

lcd_dev[lcd_sel]->lcd_hv_ctl. srgb_seq_even = seq_even;

lcd_dev[lcd_sel]->lcd_hv_ctl. srgb_seq_odd = seq_odd;

13.4.5.2 LVDS Mode Configuration Process

Figure 13-20 LVDS Mode Configuration Process



The LVDS interface configuration process is similar to the parallel mode of HV mode, and adds the digital/analog configuration of LVDS interface.

Step 1 Same as in step1 of parallel mode

Step 2 Clock configuration

NOTE

In parallel mode, the displayed pixel clock (pixel_CLK) is required to be consistent with the DCLK, pixel_clk=Ht*Vt*frame rate.

- Configure LCD_DCLK_REG.LCD_DCLK_DIV (reg0x0044) to 7 after DCLK is determined;
- Configure the PLL clock in CCU based on proportional relationship;

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- Release the LVDS reset of TCONLCD_BGR_REG register;
- Other configurations remain unchanged.

  lcd_dev[sel]->lcd_dclk.dclk_en = en;

  lcd_dev[sel]->lcd_dclk.dclk_div = 7;

Step 3 Same as in step3 of parallel mode

Step 4 Same as in step4 of parallel mode

Step 5 LVDS digital logic configuration

Includes clock source select of module, LVDS link number, data mode and bit width configuration.

- Configure LCD_LVDS_IF_REG.LCD_LVDS_CLK_SEL (reg0x0084) to set LCD CLK;
- Configure LCD_LVDS_IF_REG.LCD_LVDS_LINK to set the required LVDS port number;
- Configure LCD_LVDS_IF_REG.LCD_LVDS_MODE to set JEDIA and NS mode;
- Configure LCD_LVDS_IF_REG.LCD_LVDS_BITWIDTH to select 24-bit or 18-bit width;
- Lastly configure LCD_LVDS_IF_REG.LCD_LVDS_EN to start LVDS mode.

  lcd_dev[sel]->lcd_lvds_ctl.lvds_link = link_num-1;

  lcd_dev[sel]->lcd_lvds_ctl.lvds_mode = mode;

  lcd_dev[sel]->lcd_lvds_ctl.lvds_bitwidth = bitwidth;

  lcd_dev[sel]->lcd_lvds_ctl.lvds_clk_sel = clk_src;

  lcd_dev[sel]->lcd_lvds_ctl.lvds_en = 1;

NOTE

If configuring the same source data output mode of dual link, except the reg0x0084 register of TCON_LCD0 needs be configured, the LCD_LVDS_IF_REG.LCD_LVDS_CLK_SEL, LCD_LVDS_IF_REG.LCD_LVDS_LINK, LCD_LVDS_IF_REG.LCD_LVDS_MODE, and LCD_LVDS_IF_REG.LCD_LVDS_BITWIDTH of the reg0x244 register need be configured.

Step 6 LVDS controller configuration

NOTE

The TCON LCD0 PHY0 is controlled by COMBO_PHY_REG (reg0x1110, reg0x1114). The TCON LCD0 PHY1 is controlled by LCD_LVDS_ANA0_REG (reg0x220).

For PHY0:

- Configure the reg_verf1p6 (differential mode voltage) in reg0x1114 to 4;
- Configure the reg_vref0p8 reg0x1114 (common mode voltage) in reg0x1114 to 3;

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- Start en_cp, en_mipi, en_lvds, and en_comboldo in reg0x1110, in turn.

For PHY1:

The LVDS analog configuration process is to start clock and data channel, and set the common mode and differential mode voltage, and start module power.

- Configure LVDS_HPREN_DRVC and LVDS_HPREN_DRV. When LVDS signal is 18-bit, LVDS_HPREN_DRV=0x7; when LVDS signal is 24-bit, LVDS_HPREN_DRV=0xF;
- Configure LVDS0_REG_C (differential mode voltage) to 4;
- Configure LVDS0_REG_V (common mode voltage) to 3;
- Lastly, start module voltage, and enable EN_LVDS and EN_24M.

```
lcd_dev[sel]->lcd_lvds_ana_ctl[lvds_num].bits.en_drvd = 0x7; //18-bit=0x7, 24-bit=0xf
lcd_dev[sel]->lcd_lvds_ana_ctl[lvds_num].bits.en_drvc = 1;
lcd_dev[sel]->lcd_lvds_ana_ctl[lvds_num].bits.diff_level = diff;
lcd_dev[sel]->lcd_lvds_ana_ctl[lvds_num].bits.com_level = com;
lcd_dev[sel]->lcd_lvds_ana_ctl[lvds_num].bits.dual_src = link_src;
lcd_dev[sel]->lcd_lvds_ana_ctl[lvds_num].bits.en_24M = 1;
lcd_dev[sel]->lcd_lvds_ana_ctl[lvds_num].bits.en_lvds = 1;
lcd_dev[sel]->lcd_lvds_ana_ctl[lvds_num].bits.en_mb = 1;
```

Step 7 Same as in step5 of parallel mode

Step 8 Same as in step6 of parallel mode

13.4.5.3 i8080 Mode Configuration

Figure 13-21 i8080 Mode Initial Process



Step 1 Select i8080 interface type.

Step 2 The step is the same as HV mode, but pulse adjustment function is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 3 The step is the same as HV mode. When using TRI mode, it is best to configure LCD timing parameters in HV mode , or a handful of functions such as CMAP will not be able to apply.

Step 4 The step is the same as HV mode.

Step 5 Select type and operating mode of i8080, the operating mode includes TRI mode and AUTO mode, and the two operating modes are different.

----------If For TRI mode----------

Step 6 Open TRI FIFO switch, and TRI mode function.

Step 7 Set parameters of TRI mode, including block size, block space and block number.

NOTE

- When output interface is parallel mode, then the setting value of block space parameter is not less than 20.
- When output interface is 2 cycle serial mode, then the setting value of block space parameter is not less than 40.
- When output interface is 3 cycle serial mode, then the setting value of block space parameter is not less than 60.
- When output interface is 4 cycle serial mode, then the setting value of block space parameter is not less than 80.

Step 8 Set the tri interrupt or counter interrupt. When using the two interrupts, mainly in the interrupt service function the tri start operation need be operated (the bit1 of LCD_CPU_IF_REG is set to"1"). If using TE trigger interrupt, you select the external input pin as a trigger signal, the 24-bit for offset 0x8C register is set to "1", to open up input of pad.

Step 9 Open the total switch of interrupt.

Step 10 Open the total enable of interrupt.

Step 11 Operate “tri start” operation (the bit1 of LCD_CPU_IF_REG is set to "1").

----------If For Auto mode----------

Step 6 Set and open V interrupt or Line interrupt, the step is the same as HV mode.

Step 7 Open module total enable.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.4.6 Register List

Module Name	Base Address
TCON_LCD0	0x05501000

Register Name	Offset	Description
LCD_GCTL_REG	0x0000	LCD Global Control Register
LCD_GINT0_REG	0x0004	LCD Global Interrupt Register0
LCD_GINT1_REG	0x0008	LCD Global Interrupt Register1
LCD_FRM_CTL_REG	0x0010	LCD FRM Control Register
LCD_FRM_SEED_REG	0x0014+N*0x0004(N=0-5)	LCD FRM Seed Register
LCD_FRM_TAB_REG	0x002C+N*0x0004(N=0-3)	LCD FRM Table Register
LCD_3D_FIFO_REG	0x003C	LCD 3D Fifo Register
LCD_CTL_REG	0x0040	LCD Control Register
LCD_DCLK_REG	0x0044	LCD Data Clock Register
LCD_BASIC0_REG	0x0048	LCD Basic Timing Register0
LCD_BASIC1_REG	0x004C	LCD Basic Timing Register1
LCD_BASIC2_REG	0x0050	LCD Basic Timing Register2
LCD_BASIC3_REG	0x0054	LCD Basic Timing Register3
LCD_HV_IF_REG	0x0058	LCD Hv Panel Interface Register
LCD_CPU_IF_REG	0x0060	LCD Cpu Panel Interface Register
LCD_CPU_WR_REG	0x0064	LCD Cpu Panel Write Data Register
LCD_CPU_RD0_REG	0x0068	LCD Cpu Panel Read Data Register0
LCD_CPU_RD1_REG	0x006C	LCD Cpu Panel Read Data Register1
LCD_LVDS_IF_REG	0x0084	LCD LVDS Interface Register
LCD_IO_POL_REG	0x0088	LCD IO Polarity Register
LCD_IO_TRI_REG	0x008C	LCD IO Control Register
LCD_DEBUG_REG	0x00FC	LCD Debug Register
LCD_CEU_CTL_REG	0x0100	LCD CEU Control Register
LCD_CEU_COEF_MUL_REG	0x0110+N*0x0004(N=0-10)	LCD CEU Coefficient Register0
LCD_CEU_COEF_ADD_REG	0x011C+N*0x0010(N=0-2)	LCD CEU Coefficient Register1
LCD_CEU_COEF_RANG_REG	0x0140+N*0x0004(N=0-2)	LCD CEU Coefficient Register2
LCD_CPU_TRI0_REG	0x0160	LCD Cpu Panel Trigger Register0
LCD_CPU_TRI1_REG	0x0164	LCD Cpu Panel Trigger Register1
LCD_CPU_TRI2_REG	0x0168	LCD Cpu Panel Trigger Register2
LCD_CPU_TRI3_REG	0x016C	LCD Cpu Panel Trigger Register3
LCD_CPU_TRI4_REG	0x0170	LCD Cpu Panel Trigger Register4
LCD_CPU_TRI5_REG	0x0174	LCD Cpu Panel Trigger Register5

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
LCD_CMAP_CTL_REG	0x0180	LCD Color Map Control Register
LCD_CMAP_ODD0_REG	0x0190	LCD Color Map Odd Line Register0
LCD_CMAP_ODD1_REG	0x0194	LCD Color Map Odd Line Register1
LCD_CMAP_EVEN0_REG	0x0198	LCD Color Map Even Line Register0
LCD_CMAP_EVEN1_REG	0x019C	LCD Color Map Even Line Register1
LCD_SAFE_PERIOD_REG	0x01F0	LCD Safe Period Register
LCD_LVDS_ANA0_REG	0x0220	LCD LVDS Analog Register0
FSYNC_GEN_CTRL_REG	0x0228	LCD FSYNC Generate Control Register
FSYNC_GEN_DLY_REG	0x022C	LCD FSYNC Generate Delay Register
LCD_SYNC_CTL_REG	0x0230	LCD Sync Control Register
LCD_SYNC_POS_REG	0x0234	LCD Sync Position Register
LCD_SLAVE_STOP_POS_REG	0x0238	LCD Slave Stop Position Register
LCD_LVDS1_IF_REG	0x0244	LCD LVDS1 Interface Register
LCD_GAMMA_TABLE_REG	0x0400-0x07FF	LCD Gamma Table Registers

13.4.7 Register Description

13.4.7.1 0x0000 LCD Global Control Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: LCD_GCTL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	LCD_EN When it's disabled, the module will be reset to idle state. 0: Disable 1: Enable
30	R/W	0x0	LCD_GAMMA_EN Enable the Gamma correction function. 0: Disable 1: Enable
29:0	/	/	/

13.4.7.2 0x0004 LCD Global Interrupt Register0 (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: LCD_GINT0_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	LCD_VB_INT_EN Enable the Vb interrupt. 0: Disable 1: Enable
30	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: LCD_GINT0_REG
Bit	Read/Write	Default/Hex	Description
29	R/W	0x0	LCD_LINE_INT_EN Enable the line interrupt. 0: Disable 1: Enable
28	/	/	/
27	R/W	0x0	LCD_TRI_FINISH_INT_EN Enable the trigger finish interrupt. 0: Disable 1: Enable
26	R/W	0x0	LCD_TRI_COUNTER_INT_EN Enable the trigger counter interrupt. 0: Disable 1: Enable
25:16	/	/	/
15	R/W0C	0x0	LCD_VB_INT_FLAG Asserted during vertical no-display period every frame. Write 0 to clear it.
14	/	/	/
13	R/W0C	0x0	LCD_LINE_INT_FLAG Trigger when SY0 match the current LCD scan line. Write 0 to clear it.
12	/	/	/
11	R/W0C	0x0	LCD_TRI_FINISH_INT_FLAG Trigger when cpu trigger mode finish. Write 0 to clear it.
10	R/W0C	0x0	LCD_TRI_COUNTER_INT_FLAG Trigger when tri counter reache this value Write 0 to clear it.
9	R/W0C	0x0	LCD_TRI_UNDERFLOW_FLAG Only used in dsi video mode, tri when sync by dsi but not finish Write 0 to clear it.
8:3	/	/	/
2	R/W0C	0x0	FSYNC_INT_INV Enable the fsync interrupt set signal inverse polarity. When FSYNC is positive, this bit must be 1. And vice versa.
1	R/W0C	0x0	DE_INT_FLAG Asserted at the first valid line in every frame. Write 0 to clear it.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: LCD_GINT0_REG
Bit	Read/Write	Default/Hex	Description
0	R/W0C	0x0	FSYNC_INT_FLAG Asserted at the fsync signal in every frame. Write 0 to clear it.

13.4.7.3 0x0008 LCD Global Interrupt Register1 (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: LCD_GINT1_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16	R/W	0x0	LCD_LINE_INT_NUM Scan line for LCD line trigger(including inactive lines). Setting it for the specified line for trigger0. Note: SY0 is writable only when LINE_TRG0 disable.
15:0	/	/	/

13.4.7.4 0x0010 LCD FRM Control Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: LCD_FRM_CTL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	LCD_FRM_EN Enable the dither function. 0: Disable 1: Enable
30:7	/	/	/
6	R/W	0x0	LCD_FRM_MODE_R The R component output bits in dither function. 0: 6bit frm output 1: 5bit frm output
5	R/W	0x0	LCD_FRM_MODE_G The G component output bits in dither function. 0: 6bit frm output 1: 5bit frm output
4	R/W	0x0	LCD_FRM_MODE_B The B component output bits in dither function. 0: 6bit frm output 1: 5bit frm output
3:2	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: LCD_FRM_CTL_REG
Bit	Read/Write	Default/Hex	Description
1:0	R/W	0x0	LCD_FRM_TEST Set the test mode of dither function. 00: FRM 01: Half 5/6bit, half FRM 10: Half 8bit, half FRM 11: Half 8bit, half 5/6bit

13.4.7.5 0x0014+N*0x0004(N=0-5) LCD FRM Seed Register (Default Value: 0x0000_0000)

Offset: 0x0014+N*0x0004(N=0-5)			Register Name: LCD_FRM_SEED_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24:0	R/W	0x0	SEED_VALUE Set the seed used in dither function. N=0: Pixel_Seed_R N=1: Pixel_Seed_G N=2: Pixel_Seed_B N=3: Line_Seed_R N=4: Line_Seed_G N=5: Line_Seed_B Note: Avoid set it to 0.

13.4.7.6 0x002C+N*0x0004(N=0-3) LCD FRM Table Register (Default Value: 0x0000_0000)

Offset: 0x002C+N*0x0004(N=0-3)			Register Name: LCD_FRM_TAB_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	FRM_TABLE_VALUE Set the data used in dither function. Usually set as follow: Table0 = 0x01010000 Table1 = 0x15151111 Table2 = 0x57575555 Table3 = 0x7f7f7777

13.4.7.7 0x003C LCD 3D Fifo Register (Default Value: 0x0000_0000)

Offset: 0x003C			Register Name: LCD_3D_FIFO_REG
Bit	Read/Write	Default/Hex	Description

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x003C			Register Name: LCD_3D_FIFO_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	3D_FIFO_BIST_EN Enable the 3d fifo bist test function. 0: Disable 1: Enable
30:14	/	/	/
13:4	R/W	0x0	3D_FIFO_HALF_LINE_SIZE The number of data in half line=3D_FIFO_HALF_LINE_SIZE+1, only valid when 3D_FIFO_SETTING set as 2.
3:2	/	/	/
1:0	R/W	0x0	3D_FIFO_SETTING Set the work mode of 3D FIFO. 0: Bypass 1: Used as normal FIFO 2: Used as 3D interlace FIFO 3: Reserved

13.4.7.8 0x0040 LCD Control Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: LCD_CTL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	LCD_EN It executes at the beginning of the first blank line of LCD timing. 0: Disable 1: Enable
30:26	/	/	/
25:24	R/W	0x0	LCD_IF Set the interface type of LCD controller. 00: HV(Sync+DE) 01: 8080 I/F 1x: Reserved
23	R/W	0x0	LCD_RB_SWAP Enable the function to swap red data and blue data in fifo1. 0: Default 1: Swap RED and BLUE data at FIFO1
22	/	/	/
21	R/W	0x0	LCD_FIFO1_RST Write 1 and then 0 at this bit will reset FIFO 1 Note: 1 holding time must more than 1 DCLK

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: LCD_CTL_REG
Bit	Read/Write	Default/Hex	Description
20	R/W	0x0	LCD_INTERLACE_EN This flag is valid only when LCD_EN == 1 0: Disable 1: Enable
19:9	/	/	/
8:4	R/W	0x0	LCD_START_DLY The unit of delay is T_{line}. NOTE: Valid only when LCD_EN == 1
3	/	/	/
2:0	R/W	0x0	LCD_SRC_SEL LCD Source Select 000: DE 001: Color Check 010: Grayscale Check 011: Black by White Check 100: Test Data all 0 101: Test Data all 1 110: Reversed 111: Gridding Check

13.4.7.9 0x0044 LCD Data Clock Register (Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: LCD_DCLK_REG
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	LCD_DCLK_EN LCD clock enable. 0000: dclk_en = 0; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 0; 0001: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 0; 0010: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 1; 0011: dclk_en = 1; dclk1_en = 1; dclk2_en = 0; dclkm2_en = 0; 0101: dclk_en = 1; dclk1_en = 0; dclk2_en = 1; dclkm2_en = 0; 1111: dclk_en = 1; dclk1_en = 1; dclk2_en = 1; dclkm2_en = 1; Others: Reversed
27:7	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0044			Register Name: LCD_DCLK_REG
Bit	Read/Write	Default/Hex	Description
6:0	R/W	0x0	LCD_DCLK_DIV Tdclk = Tsclk /DCLKDIV Note: 1.If dclk1&dclk2 used,DCLKDIV >=6 2.If dclk only,DCLKDIV >=1

13.4.7.10 0x0048 LCD Basic Timing Register0 (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: LCD_BASIC0_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16	R/W	0x0	WIDTH_X Panel width is X+1
15:12	/	/	/
11:0	R/W	0x0	HEIGHT_Y Panel height is Y+1

13.4.7.11 0x004C LCD Basic Timing Register1 (Default Value: 0x0000_0000)

Offset: 0x004C			Register Name: LCD_BASIC1_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x0	HT Thcycle = (HT+1) * Tdclk Computation: 1) parallel: HT = X + BLANK Limitation: 1) parallel : HT >= (HBP +1) + (X+1) +2 2) serial 1: HT >= (HBP +1) + (X+1) *3+2 3) serial 2: HT >= (HBP +1) + (X+1) *3/2+2
15:12	/	/	/
11:0	R/W	0x0	HBP Horizontal back porch (in dclk) Thbp = (HBP +1) * Tdclk

13.4.7.12 0x0050 LCD Basic Timing Register2 (Default Value: 0x0000_0000)

Offset: 0x0050			Register Name: LCD_BASIC2_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0050			Register Name: LCD_BASIC2_REG
Bit	Read/Write	Default/Hex	Description
28:16	R/W	0x0	VT TVT = (VT)/2 * Thsync Note: VT/2 >= (VBP+1) + (Y+1) +2
15:12	/	/	/
11:0	R/W	0x0	VBP Tvbp = (VBP +1) * Thsync

13.4.7.13 0x0054 LCD Basic Timing Register3 (Default Value: 0x0000_0000)

Offset: 0x0054			Register Name: LCD_BASIC3_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:16	R/W	0x0	HSPW Thspw = (HSPW+1) * Tdclk Note: HT > (HSPW+1)
15:10	/	/	/
9:0	R/W	0x0	VSPW Tvspw = (VSPW+1) * Thsync Note: VT/2 > (VSPW+1)

13.4.7.14 0x0058 LCD Hv Panel Interface Register (Default Value: 0x0000_0000)

Offset: 0x0058			Register Name: LCD_HV_IF_REG
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	HV_MODE Set the HV mode of LCD controller. 0000: 24bit/1cycle parallel mode 1000: 8bit/3cycle RGB serial mode(RGB888) 1010: 8bit/4cycle Dummy RGB(DRGB) 1011: 8bit/4cycle RGB Dummy(RGBD) 1100: 8bit/2cycle YUV serial mode(CCIR656)
27:26	R/W	0x0	RGB888_ODD_ORDER Serial RGB888 mode Output sequence at odd lines of the panel (line 1, 3, 5, 7...). 00: R→G→B 01: B→R→G 10: G→B→R 11: R→G→B

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0058			Register Name: LCD_HV_IF_REG
Bit	Read/Write	Default/Hex	Description
25:24	R/W	0x0	RGB888_EVEN_ORDER Serial RGB888 mode Output sequence at even lines of the panel (line 2, 4, 6, 8...). 00: R→G→B 01: B→R→G 10: G→B→R 11: R→G→B
23:22	R/W	0x0	YUV_SM Serial YUV mode Output sequence 2-pixel-pair of every scan line. 00: YUYV 01: YVYU 10: UYVY 11: VYUY
21:20	R/W	0x0	YUV_EAV_SAV_F_LINE_DLY Set the delay line mode. 00: F toggle right after active video line 01: Delay 2 line(CCIR PAL) 10: Delay 3 line(CCIR NTSC) 11: Reserved
19	R/W	0x0	CCIR_CSC_DIS Select '0' LCD convert source from RGB to YUV. 0: Enable 1: Disable Only valid when HV mode is "1100".
18:0	/	/	/

13.4.7.15 0x0060 LCD Cpu Panel Interface Register (Default Value: 0x0000_0000)

Offset: 0x0060			Register Name: LCD_CPU_IF_REG
Bit	Read/Write	Default/Hex	Description

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0060			Register Name: LCD_CPU_IF_REG
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	CPU_MODE Set the cpu interface work mode. 0000: 18bit/256K mode 0010: 16bit mode0 0100: 16bit mode1 0110: 16bit mode2 1000: 16bit mode3 1010: 9bit mode 1100: 8bit 256K mode 1110: 8bit 65K mode xxx1: 24bit for DSI
27	/	/	/
26	R/W	0x0	DA Pin A1 value in 8080 mode auto/flash states
25	R/W	0x0	CA Pin A1 value in 8080 mode WR/RD execute
24	/	/	/
23	R	0x0	WR_FLAG The status of write operation. 0: Write operation is finishing 1: Write operation is pending
22	R	0x0	RD_FLAG The status of read operation. 0: Read operation is finishing 1: Read operation is pending
21:18	/	/	/
17	R/W	0x0	AUTO Auto Transfer Mode: If it's 1, all the valid data during this frame are write to panel. Note: This bit is sampled by Vsync
16	R/W	0x0	FLUSH Direct transfer mode: If it's enabled, FIFO1 is regardless of the HV timing, pixels data keep being transferred unless the input FIFO was empty. Data output rate control by DCLK.
15:4	/	/	/
3	R/W	0x0	TRI_FIFO_BIST_EN Entry addr is 0xFF8. 0: Disable 1: Enable

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0060			Register Name: LCD_CPU_IF_REG
Bit	Read/Write	Default/Hex	Description
2	R/W	0x0	TRI_FIFO_EN Enable the trigger FIFO. 0: Disable 1: Enable
1	R/W1S	0x0	TRI_START Software must make sure write '1' only when this flag is '0'. Write '1' to start a frame flush, write'0' has no effect. This flag indicated frame flush is running.
0	R/W	0x0	TRI_EN Enable trigger mode. 0: Trigger mode disable 1: Trigger mode enable

13.4.7.16 0x0064 LCD Cpu Panel Write Data Register (Default Value: 0x0000_0000)

Offset: 0x0064			Register Name: LCD_CPU_WR_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	W	0x0	DATA_WR Data write on 8080 bus, launch a write operation on 8080 bus.

13.4.7.17 0x0068 LCD Cpu Panel Read Data Register0 (Default Value: 0x0000_0000)

Offset: 0x0068			Register Name: LCD_CPU_RD0_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	R	0x0	DATA_RD0 Data read on 8080 bus, launch a new read operation on 8080 bus.

13.4.7.18 0x006C LCD Cpu Panel Read Data Register1 (Default Value: 0x0000_0000)

Offset: 0x006C			Register Name: LCD_CPU_RD1_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x006C			Register Name: LCD_CPU_RD1_REG
Bit	Read/Write	Default/Hex	Description
23:0	R	0x0	DATA_RD1 Data read on 8080 bus, without a new read operation on 8080 bus.

13.4.7.19 0x0084 LCD LVDS Interface Register (Default Value: 0x0000_0000)

Offset: 0x0084			Register Name: LCD_LVDS_IF_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0	LCD_LVDS_EN Enable LVDS interface. 0: Disable 1: Enable
30	R/W	0	LCD_LVDS_LINK Select work in single link mode or dual link mode. 0: Single link 1: Dual link
29	R/W	0	LCD_LVDS_EVEN_ODD_DIR Set the order of even field and odd field. 0: Normal 1: Reverse
28	R/W	0	LCD_LVDS_DIR Set the LVDS direction. 0: Normal 1: Reverse
27	R/W	0	LCD_LVDS_MODE Set the LVDS data mode. 0: NS mode 1: JEIDA mode
26	R/W	0	LCD_LVDS_BITWIDTH Set the bit width of data. 0: 24bit 1: 18bit
25	R/W	0	LCD_LVDS_DEBUG_EN Enable LVDS debug function. 0: Disable 1: Enable
24	R/W	0	LCD_LVDS_DEBUG_MODE Set the output signal in debug mode. 0: Mode0 Random data 1: Mode1 Output CLK period=7/2 LVDS CLK period

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0084			Register Name: LCD_LVDS_IF_REG
Bit	Read/Write	Default/Hex	Description
23	R/W	0	LCD_LVDS_CORRECT_MODE Set the LVDS correct mode. 0: Mode0 1: Mode1
22:21	/	/	/
20	R/W	0	LCD_LVDS_CLK_SEL Select the clock source of LVDS. 0: Revered 1: LCD CLK
19:5	/	/	/
4	R/W	0	LCD_LVDS_CLK_POL Set the clock polarity of LVDS. 0: Reverse 1: Normal
3:0	R/W	0	LCD_LVDS_DATA_POL Set the data polarity of LVDS. 0: Reverse 1: Normal

13.4.7.20 0x0088 LCD IO Polarity Register (Default Value: 0x0000_0000)

Offset: 0x0088			Register Name: LCD_IO_POL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	IO_OUTPUT_SEL When set as '1', d[23:0], io0, io1,io3 sync to dclk. 0: Normal output 1: Register output
30:28	R/W	0x0	DCLK_SEL Set the phase offset of clock and data in hv mode. 000: Used DCLK0(normal phase offset) 001: Used DCLK1(1/3 phase offset) 010: Used DCLK2(2/3 phase offset) 101: DCLK0/2 phase 90 100: DCLK0/2 phase 0 Others: Reserved
27	R/W	0x0	IO3_INV Enable invert function of IO3. 0: Not invert 1: Invert

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0088			Register Name: LCD_IO_POL_REG
Bit	Read/Write	Default/Hex	Description
26	R/W	0x0	IO2_INV Enable invert function of IO2. 0: Not invert 1: Invert
25	R/W	0x0	IO1_INV Enable invert function of IO1. 0: Not invert 1: Invert
24	R/W	0x0	IO0_INV Enable invert function of IO0. 0: Not invert 1: Invert
23:0	R/W	0x0	DATA_INV LCD output port D[23:0] polarity control, with independent bit control. 0: Normal polarity 1: Invert the specify output

13.4.7.21 0x008C LCD IO Control Register (Default Value: 0x0FFF_FFFF)

Offset: 0x008C			Register Name: LCD_IO_TRI_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28	R/W	0x0	RGB_ENDIAN Set the endian of data bits. 0: Normal 1: Bits_invert
27	R/W	0x1	IO3_OUTPUT_TRI_EN Enable the output of IO3. 1: Disable 0: Enable
26	R/W	0x1	IO2_OUTPUT_TRI_EN Enable the output of IO2. 1: Disable 0: Enable
25	R/W	0x1	IO1_OUTPUR_TRI_EN Enable the output of IO1. 1: Disable 0: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x008C			Register Name: LCD_IO_TRI_REG
Bit	Read/Write	Default/Hex	Description
24	R/W	0x1	IO0_OUTPUT_TRI_EN Enable the output of IO0. 1: Disable 0: Enable
23:0	R/W	0xFFFFFF	DATA_OUTPUT_TRI_EN LCD output port D[23:0] output enable, with independent bit control. 1: Disable 0: Enable

13.4.7.22 0x00FC LCD Debug Register (Default Value: 0x0000_0000)

Offset: 0x00FC			Register Name: LCD_DEBUG_REG
Bit	Read/Write	Default/Hex	Description
31	R	0x0	LCD_FIFO_UNDERFLOW The flag shows whether the fifos in underflow status. 0: Not underflow 1: Underflow
30	/	/	/
29	R	0x0	LCD_FIELD_POL The flag indicates the current field polarity. 0: Second field 1: First field
28	/	/	/
27:16	R	0x0	LCD_CURRENT_LINE The current scan line.
15:0	/	/	/

13.4.7.23 0x0100 LCD CEU Control Register (Default Value: 0x0000_0000)

Offset: 0x0100			Register Name: LCD_CEU_CTL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CEU_EN Enable CEU function. 0: Bypass 1: Enable
30	R/W	0X0	BT656_F_MASK BT656 F Mask 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0100			Register Name: LCD_CEU_CTL_REG
Bit	Read/Write	Default/Hex	Description
29	R/W	0X0	BT656_F_MASK_VALUE BT656 F Mask Value 0/1
28:0	/	/	/

13.4.7.24 0x0110+N*0x0004(N=0-10) LCD CEU Coefficient Register0 (Default Value: 0x0000_0000)

Offset:0x0110+N*0x0004(N=0-10)			Register Name: LCD_CEU_COEF_MUL_REG
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/
12:0	R/W	0x0	CEU_COEF_MUL_VALUE Signed 13bit value, range of (-16,16). N=0: Rr N=1: Rg N=2: Rb N=4: Gr N=5: Gg N=6: Gb N=8: Br N=9: Bg N=10: Bb

13.4.7.25 0x011C+N*0x0010(N=0-2) LCD CEU Coefficient Register1 (Default Value: 0x0000_0000)

Offset: 0x011C+N*0x0010(N=0-2)			Register Name: LCD_CEU_COEF_ADD_REG
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18:0	R/W	0x0	CEU_COEF_ADD_VALUE Signed 19bit value, range of (-16384, 16384). N=0: Rc N=1: Gc N=2: Bc

13.4.7.26 0x0140+N*0x0004(N=0-2) LCD CEU Coefficient Register2 (Default Value: 0x0000_0000)

Offset:0x0140+N*0x0004(N=0-2)			Register Name: LCD_CEU_COEF_RANG_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:16	R/W	0x0	CEU_COEF_RANGE_MIN Unsigned 8bit value, range of [0,255].

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0140+N*0x0004(N=0-2)			Register Name: LCD_CEU_COEF_RANG_REG
Bit	Read/Write	Default/Hex	Description
15:8	/	/	/
7:0	R/W	0x0	CEU_COEF_RANGE_MAX Unsigned 8bit value, range of [0,255].

13.4.7.27 0x0160 LCD Cpu Panel Trigger Register0 (Default Value: 0x0000_0000)

Offset: 0x0160			Register Name: LCD_CPU_TRI0_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16	R/W	0x0	BLOCK_SPACE The spaces between data blocks. It should be set >20*pixel.
15:12	/	/	/
11:0	R/W	0x0	BLOCK_SIZE The size of data block.It is usually set as X.

13.4.7.28 0x0164 LCD Cpu Panel Trigger Register1 (Default Value: 0x0000_0000)

Offset: 0x0164			Register Name: LCD_CPU_TRI1_REG
Bit	Read/Write	Default/Hex	Description
31:16	R	0x0	BLOCK_CURRENT_NUM Shows the current data block transmitting to panel.
15:0	R/W	0x0	BLOCK_NUM The number of data blocks.It is usually set as Y.

13.4.7.29 0x0168 LCD Cpu Panel Trigger Register2 (Default Value: 0x0020_0000)

Offset: 0x0168			Register Name: LCD_CPU_TRI2_REG
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x20	START_DLY T_{dly} = (Start_Delay +1) * be_clk*8.
15	R/W	0x0	TRANS_START_MODE Select the FIFOs used in CPU mode. 0: ECC_FIFO+TRI_FIFO 1: TRI_FIFO

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0168			Register Name: LCD_CPU_TRI2_REG
Bit	Read/Write	Default/Hex	Description
14:13	R/W	0x0	SYNC_MODE Set the sync mode in CPU interface. 0x: Auto 10: 0 11: 1
12:0	R/W	0x0	TRANS_START_SET Usual set as the length of a line.

13.4.7.30 0x016C LCD Cpu Panel Trigger Register3 (Default Value: 0x0000_0000)

Offset: 0x016C			Register Name: LCD_CPU_TRI3_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x0	TRI_INT_MODE When set as 01, Tri_Counter_Int occur in cycle of (Count_N+1)×(Count_M+1)×4 dclk. When set as 10 or 11, io0 is map as TE input 00: Disable 01: Counter mode 10: Te rising mode 11: Te falling mode.
27:24	/	/	/
23:8	R/W	0x0	COUNTER_N The value of counter factor.
7:0	R/W	0x0	COUNTER_M The value of counter factor.

13.4.7.31 0x0170 LCD Cpu Panel Trigger Register4 (Default Value: 0x0000_0000)

Offset: 0x0170			Register Name: LCD_CPU_TRI4_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28	R/W	0x0	PLUG_MODE_EN Enable the plug mode used in dsi command mode. 0: Disable 1: Enable
27:25	/	/	/
24	R/W	0x0	A1_FIRST_VALID Valid in first Block.

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0170			Register Name: LCD_CPU_TRI4_REG
Bit	Read/Write	Default/Hex	Description
23:0	R/W	0x0	D23_TO_D0_FIRST_VALID Valid in first Block.

13.4.7.32 0x0174 LCD Cpu Panel Trigger Register5 (Default Value: 0x0000_0000)

Offset: 0x0174			Register Name: LCD_CPU_TRI5_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	A1_NON_FIRST_VALID Valid in Block except first.
23:0	R/W	0x0	D23_TO_D0_NON_FIRST_VALID Valid in Block except first.

13.4.7.33 0x0180 LCD Color Map Control Register (Default Value: 0x0000_0000)

Offset: 0x0180			Register Name: LCD_CMAP_CTL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	COLOR_MAP_EN Enable the color map function. This module only work when X is divided by 4. 0: Bypass 1: Enable
30:1	/	/	/
0	R/W	0x0	OUT_FORMAT Set the pixel output format in color map function. 0: 4 pixel output mode: Out0 -> Out1 -> Out2 -> Out3 1: 2 pixel output mode: Out0 -> Out1

13.4.7.34 0x0190 LCD Color Map Odd Line Register0 (Default Value: 0x0000_0000)

Offset: 0x0190			Register Name: LCD_CMAP_ODD0_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0190			Register Name: LCD_CMAP_ODD0_REG
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	OUT_ODD1 Indicates the output order of components. bit15-12: Reserved bit11-08: Out_Odd0[23:16] bit07-04: Out_Odd0[15:8] bit03-00: Out_Odd0[7:0] 0000: in_b0 0001: in_g0 0010: in_r0 0011: Reserved 0100: in_b1 0101: in_g1 0110: in_r1 0111: Reserved 1000: in_b2 1001: in_g2 1010: in_r2 1011: Reserved 1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0190			Register Name: LCD_CMAP_ODD0_REG
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x0	OUT_ODD0 Indicates the output order of components. bit15-12: Reserved bit11-08: Out_Odd0[23:16] bit07-04: Out_Odd0[15:8] bit03-00: Out_Odd0[7:0] 0000: in_b0 0001: in_g0 0010: in_r0 0011: Reserved 0100: in_b1 0101: in_g1 0110: in_r1 0111: Reserved 1000: in_b2 1001: in_g2 1010: in_r2 1011: Reserved 1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

13.4.7.35 0x0194 LCD Color Map Odd Line Register1 (Default Value: 0x0000_0000)

Offset: 0x0194			Register Name: LCD_CMAP_ODD1_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0194			Register Name: LCD_CMAP_ODD1_REG
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	OUT_ODD3 Indicates the output order of components. bit15-12: Reserved bit11-08: Out_Odd0[23:16] bit07-04: Out_Odd0[15:8] bit03-00: Out_Odd0[7:0] 0000: in_b0 0001: in_g0 0010: in_r0 0011: Reserved 0100: in_b1 0101: in_g1 0110: in_r1 0111: Reserved 1000: in_b2 1001: in_g2 1010: in_r2 1011: Reserved 1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0194			Register Name: LCD_CMAP_ODD1_REG
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x0	OUT_ODD2 Indicates the output order of components. bit15-12: Reserved bit11-08: Out_Odd0[23:16] bit07-04: Out_Odd0[15:8] bit03-00: Out_Odd0[7:0] 0000: in_b0 0001: in_g0 0010: in_r0 0011: Reserved 0100: in_b1 0101: in_g1 0110: in_r1 0111: Reserved 1000: in_b2 1001: in_g2 1010: in_r2 1011: Reserved 1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

13.4.7.36 0x0198 LCD Color Map Even Line Register0 (Default Value: 0x0000_0000)

Offset: 0x0198			Register Name: LCD_CMAP_EVEN0_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0198			Register Name: LCD_CMAP_EVEN0_REG
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	OUT_EVEN1 Indicates the output order of components. bit15-12: Reserved bit11-08: Out_Odd0[23:16] bit07-04: Out_Odd0[15:8] bit03-00: Out_Odd0[7:0] 0000: in_b0 0001: in_g0 0010: in_r0 0011: Reserved 0100: in_b1 0101: in_g1 0110: in_r1 0111: Reserved 1000: in_b2 1001: in_g2 1010: in_r2 1011: Reserved 1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0198			Register Name: LCD_CMAP_EVEN0_REG
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x0	OUT_EVEN0 Indicates the output order of components. bit15-12: Reserved bit11-08: Out_Odd0[23:16] bit07-04: Out_Odd0[15:8] bit03-00: Out_Odd0[7:0] 0000: in_b0 0001: in_g0 0010: in_r0 0011: Reserved 0100: in_b1 0101: in_g1 0110: in_r1 0111: Reserved 1000: in_b2 1001: in_g2 1010: in_r2 1011: Reserved 1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

13.4.7.37 0x019C LCD Color Map Even Line Register1 (Default Value: 0x0000_0000)

Offset: 0x019C			Register Name: LCD_CMAP_EVEN1_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x019C			Register Name: LCD_CMAP_EVEN1_REG
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	OUT_EVEN3 Indicates the output order of components. bit15-12: Reserved bit11-08: Out_Odd0[23:16] bit07-04: Out_Odd0[15:8] bit03-00: Out_Odd0[7:0] 0000: in_b0 0001: in_g0 0010: in_r0 0011: Reserved 0100: in_b1 0101: in_g1 0110: in_r1 0111: Reserved 1000: in_b2 1001: in_g2 1010: in_r2 1011: Reserved 1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x019C			Register Name: LCD_CMAP_EVEN1_REG
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x0	OUT_EVEN2 Indicates the output order of components. bit15-12: Reserved bit11-08: Out_Odd0[23:16] bit07-04: Out_Odd0[15:8] bit03-00: Out_Odd0[7:0] 0000: in_b0 0001: in_g0 0010: in_r0 0011: Reserved 0100: in_b1 0101: in_g1 0110: in_r1 0111: Reserved 1000: in_b2 1001: in_g2 1010: in_r2 1011: Reserved 1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

13.4.7.38 0x01F0 LCD Safe Period Register (Default Value: 0x0000_0000)

Offset: 0x01F0			Register Name: LCD_SAFE_PERIOD_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x0	SAFE_PERIOD_FIFO_NUM When the data length in line buffer is more than SAFE_PERIOD_FIFO_NUM,LCD controller will allow dram controller to stop working to change frequency.
15:4	R/W	0x0	SAFE_PERIOD_LINE Set a fixed line and during the line time,LCD controller allow dram controller to change frequency.The fixed line should be set in the blanking area.
3	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x01F0			Register Name: LCD_SAFE_PERIOD_REG
Bit	Read/Write	Default/Hex	Description
2:0	R/W	0x0	SAFE_PERIOD_MODE Select the save mode 000: Unsafe 001: Safe 010: Safe at FIFO_CURR_NUM > SAFE_PERIOD_FIFO_NUM 011: Safe at 2 and safe at sync active 100: Safe at line

13.4.7.39 0x0220 LCD LVDS Analog Register0 (Default Value: 0x0000_0000)

Offset: 0x0220			Register Name: LCD_LVDS_ANA0_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0	LVDS_EN_MB Enable the bias circuit of the LVDS_Ana module. 0: Disable 1: Enable
30	R/W	0	LVDS_DUAL_CHANEL_SRC_SEL Dual Channel LVDS Source Selection 0: Single-monitor driven by dual-link LVDS. LVDS0 outputs even pixels from TCON source. LVDS1 outputs odd pixels from TCON source. 1: Dual-monitor displays identical screen. LVDS0 and LVDS1 output the same pixels.
29	R/W	0	EN_LVDS Enable LVDS.
28	R/W	0	EN_24M Enable the 24M clock.
27:25	/	/	/
24	R/W	0	LVDS_HPREN_DRVC Enable clock channel drive. 0: Disable 1: Enable
23:20	R/W	0	LVDS_HPREN_DRV Enable data channel[3:0] drive. 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0220			Register Name: LCD_LVDS_ANA0_REG
Bit	Read/Write	Default/Hex	Description
19:17	R/W	0	LVDS_REG_C Adjust current flowing through Rload of Rx to change the differential signals amplitude. 0: 216mv 1: 252mv 2: 276mv 3: 312mv 4: 336mv 5: 372mv 6: 395mv 7: 432mv
16	R/W	0	LVDS_REG_DENC Choose data output or PLL test clock output in LVDS_tx.
15:12	R/W	0	LVDS_REG_DEN Choose data output or PLL test clock output in LVDS_tx.
11	/	/	/
10:8	R/W	0	LVDS_REG_R Adjust current flowing through Rload of Rx to change the common signals amplitude. 0: 0.925v 1: 0.950v 2: 0.975v 3: 1.000v 4: 1.025v 5: 1.050v 6: 1.075v 7: 1.100v
7:5	/	/	/
4	R/W	0	LVDS_REG_PLRC LVDS clock channel direction. 0: Normal 1: Reverse
3:0	R/W	0	LVDS_REG_PLR LVDS data channel [3:0] direction. 0: Normal 1: Reverse

13.4.7.40 0x0228 LCD FSYNC Generate Control Register (Default Value: 0x0000_0000)

Offset: 0x0228			Register Name: FSYNC_GEN_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18:8	R/W	0x0	SENSOR_DIS_TIME Delay 0-2047 Hsync Period. When hsync_pol_sel is 0,actual delay is sensor_dis_time-1. When hsync_pol_sel is 1,actual delay is sensor_dis_time.
7	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0228			Register Name: FSYNC_GEN_CTRL_REG
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	SENSOR_ACT1_VALUE Sensor Active1 Value 0: Fsync active_1 period output 0 1: Fsync active_1 period output 1
5	R/W	0x0	SENSOR_ACT0_VALUE Sensor Active0 Value 0: Fsync active_0 period output 0 1: Fsync active_0 period output 1
4	R/W	0x0	SENSOR_DIS_VALUE Sensor Disable Value 0: Fsync disable period output 0 1: Fsync disable period output 1
3	/	/	/
2	R/W	0x0	HSYNC_POL_SEL Hsync Polarity Select 0: Normal 1: Opposite hsync to hysnc counter
1	R/W	0x0	SEL_VSYNC_EN Select Vsync Enable 0: Select vsync falling edge to start state machine 1: Select vsync rising edge to start state machine
0	R/W	0x0	FSYNC_GEN_EN Fsync Generate Enable 0: Disable 1: Enable

13.4.7.41 0x022C LCD FSYNC Generate Delay Register (Default Value: 0x0000_0000)

Offset: 0x022C			Register Name: FSYNC_GEN_DLY_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16	R/W	0x0	SENSOR_ACT0_TIME Delay 0-4095 Pixel clk Period, actual delay is sensor_act0_time+1.
15:12	/	/	/
11:0	R/W	0x0	SENSOR_ACT1_TIME Delay 0-4095 Pixel clk Period, actual delay is sensor_act1_time+1.

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.4.7.42 0x0230 LCD Sync Control Register (Default Value: 0x0000_0000)

Offset: 0x0230			Register Name: LCD_SYNC_CTL_REG
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8	R/W	0x0	LCD_CTRL_WORK_MODE LCD Controller Work mode 0: Single DSI mode 1: Dual DSI mode
7:5	/	/	/
4	R/W	0x0	LCD_CYRL_SYNC_MASTER_SLAVE LCD Controller Sync Master Slave 0: Master 1: Slave Note: Only use in Single DSI mode.
3:1	/	/	/
0	R/W	0x0	LCD_CTRL_SYNC_MODE LCD Controller Sync Mode 0: Sync in the first time 1: Sync every frame Note: Only use in Single DSI mode.

13.4.7.43 0x0234 LCD Sync Position Register (Default Value: 0x0000_0000)

Offset: 0x0234			Register Name: LCD_SYNC_POS_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16	R/W	0x0	LCD_SYNC_PIXEL_NUM Set the pixel number of master LCD controller which is used to trigger the slave LCD controller to start working.This value is the number of pixels between the trigger point and the end of the line. Tri pos = Tline*LCD_Sync_Line_Num+Tpixel*(HT-LCD_Sync_Pixel_Num) Note: Only use in Single DSI mode.
15:12	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0234			Register Name: LCD_SYNC_POS_REG
Bit	Read/Write	Default/Hex	Description
11:0	R/W	0x0	LCD_SYNC_LINE_NUM Set the line number of master LCD controller which is used to trigger the slave LCD controller to start working. Note: It is only set in master LCD controller.It is not necessarily to set in slave LCD controller. Tri pos = Tline*LCD_Sync_Line_Num+Tpixel*(HT-LCD_Sync_Pixel_Num) Note: Only use in Single DSI mode.

13.4.7.44 0x0238 LCD Slave Stop Position Register (Default Value: 0x0000_0000)

Offset: 0x0238			Register Name: LCD_SLAVE_STOP_POS_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
7:0	R/W	0x0	STOP_VAL Set the stop position of the slave LCD.This value is the number of pixels between the stop position and the end of the HFP. Stop_pos = HFP - Stop_val. NOTE:0<Stop_pos<HFP-2 Note: Only use in Single DSI mode.

13.4.7.45 0x0244 LCD LVDS1 Interface Register (Default Value: 0x0000_0000)

Offset: 0x0244			Register Name: LCD_LVDS1_IF_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0	LCD_LVDS_EN Enable LVDS interface. 0: Disable 1: Enable
30	R/W	0	LCD_LVDS_LINK Select work in single link mode or dual link mode. 0: Single link 1: Dual link
29	R/W	0	LCD_LVDS_EVEN_ODD_DIR Set the order of even field and odd field. 0: Normal 1: Reverse

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0244			Register Name: LCD_LVDS1_IF_REG
Bit	Read/Write	Default/Hex	Description
28	R/W	0	LCD_LVDS_DIR Set the LVDS direction. 0: Normal 1: Reverse
27	R/W	0	LCD_LVDS_MODE Set the LVDS data mode. 0: NS mode 1: JEIDA mode
26	R/W	0	LCD_LVDS_BITWIDTH Set the bit width of data. 0: 24bit 1: 18bit
25	R/W	0	LCD_LVDS_DEBUG_EN Enable LVDS debug function. 0: Disable 1: Enable
24	R/W	0	LCD_LVDS_DEBUG_MODE Set the output signal in debug mode. 0: Mode0 Random data 1: Mode1 Output CLK period=7/2 LVDS CLK period
23	R/W	0	LCD_LVDS_CORRECT_MODE Set the LVDS correct mode. 0: Mode0 1: Mode1
22:21	/	/	/
20	R/W	0	LCD_LVDS_CLK_SEL Select the clock source of LVDS. 0: Revered 1: LCD CLK
19:5	/	/	/
4	R/W	0	LCD_LVDS_CLK_POL Set the clock polarity of LVDS. 0: Reverse 1: Normal
3:0	R/W	0	LCD_LVDS_DATA_POL Set the data polarity of LVDS. 0: Reverse 1: Normal

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

13.4.7.46 0x0400-0x07FF LCD Gamma Table Registers (Default Value: 0x0000_0000)

Offset: 0x0400-0x07FF			Register Name: LCD_GAMMA_TABLE_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:16	R/W	0x00	RED_COMP Red Component
15:8	R/W	0x00	GREEN_COMP Green Component
7:0	R/W	0x00	BLUE_COMP Blue Component

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14 Audio Interfaces

14.1 Audio Codec

14.1.1 Overview

The Audio Codec has the following features:The Audio Codec is high-performance audio encoder and decoder module which supports DAC/ADC, Dynamic Range Controller (DRC) and Digital Volume Controller (DVC) functions.

The Audio Codec has the following features:

- Audio inputs
  - Two differential microphone input: MICIN1P/N, MICIN2P/N
  - One stereo LINEIN input: LINEINL/R
  - One stereo FMIN input: FMINL/FMINR
- Audio outputs
  - One stereo differential lineout output: LINEOUTLP/N, LINEOUTRP/N
  - One stereo headphone output: HPOUTL/R
- Two audio ADCs
  - 16-bit and 20-bit sample resolution
  - 8 kHz to 48 kHz ADC sample rate
  - 95 ± 3 dB SNR@A-weight, -80 ± 3 dB THD+N
- Two audio DACs
  - 16-bit and 20-bit sample resolution
  - 8 kHz to 192 kHz DAC sample rate
  - 100 ± 2 dB SNR@A-weight, -85 ± 3 dB THD+N
- Stereo headphone driver
  - 95±3dB SNR@A-weight
  - Output Level 0.54 Vrms@10 kΩ/THD+N -77±3dB, 0.37Vrms@16 Ω/THD+N -40dB
- Supports Dynamic Range Controller adjusting the DAC playback and ADC recording
- One 128x20-bits FIFO for DAC data transmit, one 128x20-bits FIFO for ADC data receive
- Programmable FIFO thresholds
- Supports interrupts and DMA

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.2 Block Diagram

The following figure shows the block diagram of Audio Codec.

Figure 14-1 Audio Codec Block Diagram



14.1.3 External Signals

Table 14-1 Audio Codec External Signals

Signal Name	Description	Type
MICIN1P	Microphone Differential Positive Input 1	AI
MICIN1N	Microphone Differential Negative Input 1	AI
MICIN2P	Microphone Differential Positive Input 2	AI
MICIN2N	Microphone Differential Negative Input 2	AI
FMINL	FMIN Left Input	AI
FMINR	FMIN Right Input	AI
LINEINL	LINEIN Left Single-End Input	AI
LINEINR	LINEIN Right Single-End Input	AI
LINEOUTLN	Lineout Left Channel Negative Differential Output	AO
LINEOUTLP	Lineout Left Channel Positive Differential Output	AO
LINEOUTRN	Lineout Right Channel Negative Differential Output	AO
LINEOUTRP	Lineout Right Channel Positive Differential Output	AO
HPOUTFB	Pseudo Differential Headphone Ground Reference	A I/O
HPOUTL	Headphone Left Output	AO

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Signal Name	Description	Type
HPOUTR	Headphone Right Output	AO
HPVCC	Headphone Power	P
AVCC	Power Supply for Analog Part	P
VRA1	Internal Reference Voltage	A I/O
AGND	Analog Ground	G

14.1.4 Functional Description

14.1.4.1 Clock Sources

The following figure describes the clock source of Audio Codec. For clock setting, configuration, and gating information, refer to Section 4.1 Clock Controller Unit (CCU).

Figure 14-2 Audio Codec Clock Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- Digital Part

The clock sources for the digital part are the PLL_AUDIO0 and PLL_AUDIO1. For the ADC clock, configure AUDIO_CODEC_ADC_CLK_REG [26:24] to select the clock source. For the DAC clock, configure AUDIO_CODEC_DAC_CLK_REG [26:24] to select the clock source.The PK-PK jitter of PLL_AUDIO0 and PLL_AUDIO1 should be less than 200 ps. PLL_AUDIO0 and PLL_AUDIO1 need use decimal division.

The clock source for VRA1_SPEEDUP is CLK32K from RTC.

- Analog Part

The clock source for the analog part is the CK_ADC and CK_DAC, both of which are divided from the digital part

14.1.4.2 Reset System

Digital Part Reset System

The following figure shows the reset system of the audio codec digital part.

Figure 14-3 Audio Codec Digital Part Reset System



The SYS_RST reset comes from the VDD-SYS domain and is produced by the RTC domain which is controlled by CCU. Each domain has the de-bounce to confirm the reset system is strong. For the codec register part, MIX can be reset by the SYS_RST when being powered on or the system soft is writing the reset control logic. The other parts can be reset by the soft configuration through writing the register.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Analog Part Reset System

The following figure shows the reset system of the audio codec analog part.

Figure 14-4 Audio Codec Analog Part Reset System



When AVCC is powered on, it sends the AVCC_POR signal. The AVCC_POR signal passes the level shift and RC filter part to the Audio Codec logic core.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.4.3 Data Path Diagram

The following figure shows a data path of the Audio Codec.

Figure 14-5 Audio Codec Data Path Diagram



Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.4.4 Two ADCs

The Two ADC are used for recording sound and a reference signal. The sample rates of the Two ADC is independent of DAC sample rate. The digital ADC part can be enabled/ disabled by the bit[28] of the AC_ADC_FIFOC register.

14.1.4.5 Stereo DAC

The stereo DAC sample rate can be configured by setting the register. To save power, the analog DACL can be enabled or disabled by setting the bit[15] of the DAC_REG register, and the analog DACR can be enabled or disabled by setting the bit[14] of the DAC_REG register. The digital DAC part can be enabled or disabled by the bit[31] of the AC_DAC_DPC register.

14.1.4.6 Analog Audio Input Path

The Audio Codec supports 4 analog audio input paths:

- MICIN1P/N
- MICIN2P/N
- LINEINL/R
- FMINL/R

MICIN1P/N, LINEINL, FMINL provide differential input that can be mixed into the ADC1 record mixer. MICIN2P/N, LINEINR, FMINR provide differential input that can be mixed into the ADC2 record mixer. The MICIN is a high impedance, low capacitance input suitable for connecting to various differential microphones of different dynamics and sensitivity. The gain for each pre-amplifier can be set independently.

14.1.4.7 Analog Audio Output Path

The Audio Codec has two types of analog output ports:

- LINEOUTLP
- LINEOUTLN
- LINEOUTRP
- LINEOUTRN
- HPOUTL
- HPOUTR

LINEOUTL/R

LINEOUT provides one differential output to drive line signals to external audio equipment. The LINEOUTLP/N output source from DACL. The LINEOUTRP/N output source from DACR. The

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

volume control is logarithmic with a 43.5 dB rang in 1.5 dB step from -43.5 dB to 0 dB. The LINEOUT output buffer power up or down by bit [13] or bit [11] of DAC_REG.

Headphone Output

The headphone PA is powered up or down by HP2_REG [bit21] (HP_DRVEN). HPOUTL/R can drive a 16R or 32R headphone load without DC capacitors by using Charge Pump to generate the negative rails. HP-FB is the ground loop noise rejection feedback.

Figure 14-6 Headphone Output Application



14.1.4.8 Interrupt

The Audio Codec has two groups of interrupt. The following figure describes the Audio Codec interrupt system.

Figure 14-7 Audio Codec Interrupt System



14.1.4.9 Digital Audio Processor (DAP)

The DAP module is used to remove the DC offset and automatically adjusts the volume to a flatten volume level. It mainly consists of two HPF and one DRC.

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the DAP data flow.

Figure 14-8 DAP Data Flow



HPF Function

The DAP has individual channel high pass filter (HPF, -3dB cutoff < 1Hz) that can be enabled and disabled. The filter cutoff frequency is less than 1 Hz that can be removed DC offset from ADC recording. The HPF can also be bypassed.

Figure 14-9 HPF Logic Structure



DRC Function

The DRC scheme has three thresholds, three offsets, and four slopes (all programmable). There is one ganged DRC for the left and right channels. The following figure shows the diagram of DRC input/output.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 14-10 DRC static Curve Parameters



Figure 14-11 DRC Block Diagram



Professional-quality dynamic range compression automatically adjusts volume to flatten volume level.

One DRC for left/right and one DRC for subwoofer.

Each DRC has the adjustable threshold, offset, compression levels, programmable energy, attack, and decay time constants.

Transparent compression: Compressors can attack fast enough to avoid apparent clipping before engaging, and decay times can be set slow enough to avoid pumping.

Configure the DRC parameters according to the following guidelines:

- Number format

The Number format is N.M which means there are N bits to the left of the decimal point including the sign bit and M bits to the right of the decimal point. For example, Numbers formatted 9.23 means that there are 9 bits at the left of the decimal point and 23 bits at the right decimal point.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- Energy Filter

The following figure shows the structure of the energy filter.

Figure 14-12 Energy Filter Structure



The Energy Filter is to estimate of the RMS value of the audio data stream into DRC, and has two parameters, which determine the time window over which RMS to be made. The parameter is computed by $\alpha = 1 - e^{-2.2Ts/ta}$.

- Compression Control

This element has six parameters (ET, CT, LT, Ke, Kn, Kc, Kl, OPL, OPC, OPE), which are all programmable, and the computation will be explained as follows.

- Threshold Parameter Computation (T parameter)

  The threshold is the value that determines the signal to be compressed or not. When the signal's RMS is larger than the threshold, the signal will be compressed. The value of threshold input to the coefficient register is computed by

  $$Tin = -\frac{T_{dB}}{6.0206}$$

  Where, T_{dL} must less than zero, the positive value is illegal.

  For example, it is desired to set CT=-40dB, then the Tin require to set CT to -40dB is CTin = - (-40dB)/6.0206 = 6.644, CTin is entered as a 32-bit number in 8.24 format.

  Therefore, CTin = 6.644 = 0000 0110.1010 0100 1101 0011 1100 0000 = 0x06A4 D3C0 in 8.24 format.

- Slope Parameter Computation (K parameter)

  The K is the slope within compression region. For example, a n:1 compression means that an output increase 1dB is for n dB RMS input. The k input to the coefficient ram is computed by $K = \frac{1}{n}$.

  Where, n is from 1 to 50, and must be integer.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

For example, it is desired to set 2:1, then the Kc require to set to 2:1 is Kc = 1/2 = 0.5, Kc is entered as a 32-bit number in 8.24 format.

Therefore, Kc = 0.5 = 0000 0000.1000 0000 0000 0000 0000 0000 = 0x0080 0000 in 8.24 format.

- **Gain Smooth Filter**

The Gain Smooth Filter is to smooth the gain and control the ratio of gain increase and decrease. The decay time and attack is shown in the following table. The structure of the Gain Smooth filter is also the Alpha filter, so the rise time computation is the same as the Energy filter which is $\alpha = 1 - e^{-2.2Ts/ta}$.

Figure 14-13 Gain Smooth Filter



14.1.5 Programming Guidelines

14.1.5.1 Recording

In recording mode, the analog audio signals are recorded from the microphones at the specified sample rate, processed by the ADC, and then transferred to the DRAM via the DMA.

Step 1 Codec initialization: configure AUDIO_CODEC_BGR_REG to open the audio codec bus clock gating and de-assert bus reset; configure AUDIO_CODEC_ADC_CLK_REG and PLL_AUDIO0_CTRL_REG to configure PLL_AUDIO0 frequency and enable PLL_AUDIO0. For details, refer to Section 4.1 Clock Controller Unit (CCU).

Step 2 Configure the sample rate and data transfer format, then open the ADC.

Step 3 Configure the DMA and DMA request.

Step 4 Enable the ADC DRQ and DMA.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.5.2 Playing

In playback mode, the audio data are transferred from the DRAM via DMA, processed by the DAC, and finally output via the analog interface.

Step 1 Codec initialization: configure AUDIO_CODEC_BGR_REG and AUDIO_CODEC_DAC_CLK_REG to open the audio codec bus clock gating, release the bus reset, and open the PLL_AUDIO DAC clock gating; set up PLL_AUDIO0_CTRL_REG to configure PLL_AUDIO0 frequency and enable PLL_AUDIO0. For details of PLL_AUDIO0, refer to Section 4.1 Clock Controller Unit (CCU).

Step 2 Set up the sample rate and data transfer format, then open the DAC.

Step 3 Configure the DMA and DMA request.

Step 4 Enable the DAC DRQ and DMA.

14.1.6 Register List

Module Name	Base Address
AUDIOCODEC	0x02030000

Register Name	Offset	Description
AC_DAC_DPC	0x0000	DAC Digital Part Control Register
DAC_VOL_CTRL	0x0004	DAC Volume Control Register
AC_DAC_FIFOC	0x0010	DAC FIFO Control Register
AC_DAC_FIFOS	0x0014	DAC FIFO Status Register
AC_DAC_TXDATA	0x0020	DAC TX DATA Register
AC_DAC_CNT	0x0024	DAC TX FIFO Counter Register
AC_DAC_DG	0x0028	DAC Debug Register
AC_ADC_FIFOC	0x0030	ADC FIFO Control Register
ADC_VOL_CTRL1	0x0034	ADC Volume Control1 Register
AC_ADC_FIFOS	0x0038	ADC FIFO Status Register
AC_ADC_RXDATA	0x0040	ADC RX Data Register
AC_ADC_CNT	0x0044	ADC RX Counter Register
AC_ADC_DG	0x004C	ADC Debug Register
ADC_DIG_CTRL	0x0050	ADC Digtial Control Register
VRA1SPEEDUP_DOWN_CTRL	0x0054	VRA1Speedup Down Control Register
AC_DAC_DAP_CTRL	0x00F0	DAC DAP Control Register
AC_ADC_DAP_CTR	0x00F8	ADC DAP Control Register
AC_DAC_DRC_HHPFC	0x0100	DAC DRC High HPF Coef Register
AC_DAC_DRC_LHPFC	0x0104	DAC DRC Low HPF Coef Register
AC_DAC_DRC_CTRL	0x0108	DAC DRC Control Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
AC_DAC_DRC_LPFHAT	0x010C	DAC DRC Left Peak Filter High Attack Time Coef Register
AC_DAC_DRC_LPFLAT	0x0110	DAC DRC Left Peak Filter Low Attack Time Coef Register
AC_DAC_DRC_RPFHAT	0x0114	DAC DRC Right Peak Filter High Attack Time Coef Register
AC_DAC_DRC_RPFLAT	0x0118	DAC DRC Left Peak Filter Low Attack Time Coef Register
AC_DAC_DRC_LPFHRT	0x011C	DAC DRC Left Peak Filter High Release Time Coef Register
AC_DAC_DRC_LPFLRT	0x0120	DAC DRC Left Peak Filter Low Release Time Coef Register
AC_DAC_DRC_RPFHRT	0x0124	DAC DRC Right Peak filter High Release Time Coef Register
AC_DAC_DRC_RPFLRT	0x0128	DAC DRC Right Peak filter Low Release Time Coef Register
AC_DAC_DRC_LRMSHAT	0x012C	DAC DRC Left RMS Filter High Coef Register
AC_DAC_DRC_LRMSLAT	0x0130	DAC DRC Left RMS Filter Low Coef Register
AC_DAC_DRC_RRMSHAT	0x0134	DAC DRC Right RMS Filter High Coef Register
AC_DAC_DRC_RRMSLAT	0x0138	DAC DRC Right RMS Filter Low Coef Register
AC_DAC_DRC_HCT	0x013C	DAC DRC Compressor Threshold High Setting Register
AC_DAC_DRC_LCT	0x0140	DAC DRC Compressor Slope High Setting Register
AC_DAC_DRC_HKC	0x0144	DAC DRC Compressor Slope High Setting Register
AC_DAC_DRC_LKC	0x0148	DAC DRC Compressor Slope Low Setting Register
AC_DAC_DRC_HOPC	0x014C	DAC DRC Compressor High Output at Compressor Threshold Register
AC_DAC_DRC_LOPC	0x0150	DAC DRC Compressor Low Output at Compressor Threshold Register
AC_DAC_DRC_HLT	0x0154	DAC DRC Limiter Threshold High Setting Register
AC_DAC_DRC_LLT	0x0158	DAC DRC Limiter Threshold Low Setting Register
AC_DAC_DRC_HKl	0x015C	DAC DRC Limiter Slope High Setting Register
AC_DAC_DRC_LKl	0x0160	DAC DRC Limiter Slope Low Setting Register
AC_DAC_DRC_HOPL	0x0164	DAC DRC Limiter High Output at Limiter Threshold
AC_DAC_DRC_LOPL	0x0168	DAC DRC Limiter Low Output at Limiter Threshold
AC_DAC_DRC_HET	0x016C	DAC DRC Expander Threshold High Setting Register
AC_DAC_DRC_LET	0x0170	DAC DRC Expander Threshold Low Setting Register
AC_DAC_DRC_HKE	0x0174	DAC DRC Expander Slope High Setting Register
AC_DAC_DRC_LKE	0x0178	DAC DRC Expander Slope Low Setting Register
AC_DAC_DRC_HOPE	0x017C	DAC DRC Expander High Output at Expander Threshold
AC_DAC_DRC_LOPE	0x0180	DAC DRC Expander Low Output at Expander Threshold

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
AC_DAC_DRC_HKN	0x0184	DAC DRC Linear Slope High Setting Register
AC_DAC_DRC_LKN	0x0188	DAC DRC Linear Slope Low Setting Register
AC_DAC_DRC_SFHAT	0x018C	DAC DRC Smooth filter Gain High Attack Time Coef Register
AC_DAC_DRC_SFLAT	0x0190	DAC DRC Smooth filter Gain Low Attack Time Coef Register
AC_DAC_DRC_SFHRT	0x0194	DAC DRC Smooth filter Gain High Release Time Coef Register
AC_DAC_DRC_SFLRT	0x0198	DAC DRC Smooth filter Gain Low Release Time Coef Register
AC_DAC_DRC_MXGHS	0x019C	DAC DRC MAX Gain High Setting Register
AC_DAC_DRC_MXGLS	0x01A0	DAC DRC MAX Gain Low Setting Register
AC_DAC_DRC_MNGHS	0x01A4	DAC DRC MIN Gain High Setting Register
AC_DAC_DRC_MNGLS	0x01A8	DAC DRC MIN Gain Low Setting Register
AC_DAC_DRC_EPSHC	0x01AC	DAC DRC Expander Smooth Time High Coef Register
AC_DAC_DRC_EPSLC	0x01B0	DAC DRC Expander Smooth Time Low Coef Register
AC_DAC_DRC_HPFHGAIN	0x01B8	DAC DRC HPF Gain High Coef Register
AC_DAC_DRC_HPFLGAIN	0x01BC	DAC DRC HPF Gain Low Coef Register
AC_ADC_DRC_HHPFC	0x0200	ADC DRC High HPF Coef Register
AC_ADC_DRC_LHPFC	0x0204	ADC DRC Low HPF Coef Register
AC_ADC_DRC_CTRL	0x0208	ADC DRC Control Register
AC_ADC_DRC_LPFHAT	0x020C	ADC DRC Left Peak Filter High Attack Time Coef Register
AC_ADC_DRC_LPFLAT	0x0210	ADC DRC Left Peak Filter Low Attack Time Coef Register
AC_ADC_DRC_RPFHAT	0x0214	ADC DRC Right Peak Filter High Attack Time Coef Register
AC_ADC_DRC_RPFLAT	0x0218	ADC DRC Right Peak Filter Low Attack Time Coef Register
AC_ADC_DRC_LPFHRT	0x021C	ADC DRC Left Peak Filter High Release Time Coef Register
AC_ADC_DRC_LPFLRT	0x0220	ADC DRC Left Peak Filter Low Release Time Coef Register
AC_ADC_DRC_RPFHRT	0x0224	ADC DRC Right Peak filter High Release Time Coef Register
AC_ADC_DRC_RPFLRT	0x0228	ADC DRC Right Peak filter Low Release Time Coef Register
AC_ADC_DRC_LRMSHAT	0x022C	ADC DRC Left RMS Filter High Coef Register
AC_ADC_DRC_LRMSLAT	0x0230	ADC DRC Left RMS Filter Low Coef Register
AC_ADC_DRC_RRMSHAT	0x0234	ADC DRC Right RMS Filter High Coef Register
AC_ADC_DRC_RRMSLAT	0x0238	ADC DRC Right RMS Filter Low Coef Register
AC_ADC_DRC_HCT	0x023C	ADC DRC Compressor Threshold High Setting Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
AC_ADC_DRC_LCT	0x0240	ADC DRC Compressor Slope High Setting Register
AC_ADC_DRC_HKC	0x0244	ADC DRC Compressor Slope High Setting Register
AC_ADC_DRC_LKC	0x0248	ADC DRC Compressor Slope Low Setting Register
AC_ADC_DRC_HOPC	0x024C	ADC DRC Compressor High Output at Compressor Threshold Register
AC_ADC_DRC_LOPC	0x0250	ADC DRC Compressor Low Output at Compressor Threshold Register
AC_ADC_DRC_HLT	0x0254	ADC DRC Limiter Threshold High Setting Register
AC_ADC_DRC_LLT	0x0258	ADC DRC Limiter Threshold Low Setting Register
AC_ADC_DRC_HKl	0x025C	ADC DRC Limiter Slope High Setting Register
AC_ADC_DRC_LKl	0x0260	ADC DRC Limiter Slope Low Setting Register
AC_ADC_DRC_HOPL	0x0264	ADC DRC Limiter High Output at Limiter Threshold
AC_ADC_DRC_LOPL	0x0268	ADC DRC Limiter Low Output at Limiter Threshold
AC_ADC_DRC_HET	0x026C	ADC DRC Expander Threshold High Setting Register
AC_ADC_DRC_LET	0x0270	ADC DRC Expander Threshold Low Setting Register
AC_ADC_DRC_HKE	0x0274	ADC DRC Expander Slope High Setting Register
AC_ADC_DRC_LKE	0x0278	ADC DRC Expander Slope Low Setting Register
AC_ADC_DRC_HOPE	0x027C	ADC DRC Expander High Output at Expander Threshold
AC_ADC_DRC_LOPE	0x0280	ADC DRC Expander Low Output at Expander Threshold
AC_ADC_DRC_HKN	0x0284	ADC DRC Linear Slope High Setting Register
AC_ADC_DRC_LKN	0x0288	ADC DRC Linear Slope Low Setting Register
AC_ADC_DRC_SFHAT	0x028C	ADC DRC Smooth filter Gain High Attack Time Coef Register
AC_ADC_DRC_SFLAT	0x0290	ADC DRC Smooth filter Gain Low Attack Time Coef Register
AC_ADC_DRC_SFHRT	0x0294	ADC DRC Smooth filter Gain High Release Time Coef Register
AC_ADC_DRC_SFLRT	0x0298	ADC DRC Smooth filter Gain Low Release Time Coef Register
AC_ADC_DRC_MXGHS	0x029C	ADC DRC MAX Gain High Setting Register
AC_ADC_DRC_MXGLS	0x02A0	ADC DRC MAX Gain Low Setting Register
AC_ADC_DRC_MNGHS	0x02A4	ADC DRC MIN Gain High Setting Register
AC_ADC_DRC_MNGLS	0x02A8	ADC DRC MIN Gain Low Setting Register
AC_ADC_DRC_EPSHC	0x02AC	ADC DRC Expander Smooth Time High Coef Register
AC_ADC_DRC_EPSLC	0x02B0	ADC DRC Expander Smooth Time Low Coef Register
AC_ADC_DRC_HPFHGAIN	0x02B8	ADC DRC HPF Gain High Coef Register
AC_ADC_DRC_HPFLGAIN	0x02BC	ADC DRC HPF Gain Low Coef Register
ADC1_REG	0x0300	ADC1 Analog Control Register
ADC2_REG	0x0304	ADC2 Analog Control Register
DAC_REG	0x0310	DAC Analog Control Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
RAMP_REG	0x031C	RAMP Analog Control Register
HP2_REG	0x0340	HEADPHONE2 Analog Control Register
POWER_REG	0x0348	POWER Analog Control Register
ADC_CUR_REG	0x034C	ADC Current Analog Control Register

14.1.7 Register Description

14.1.7.1 0x0000 DAC Digital Part Control Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: AC_DAC_DPC
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	EN_DA DAC Digital Part Enable 0: Disable 1: Enable
30:29	/	/	/
28:25	R/W	0x0	MODQU Internal DAC Quantization Levels Levels=[7*(21+MODQU[3:0])]/128 Default levels=7*21/128=1.15
24	R/W	0x0	DWA DWA Function Disable 0: Enable 1: Disable
23:19	/	/	/
18	R/W	0x0	HPF_EN High Pass Filter Enable 0: Disable 1: Enable
17:12	R/W	0x0	DVOL. Digital volume control: DVC, ATT=DVC[5:0]*(-1.16dB) 64 steps, -1.16dB/step
11	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: AC_DAC_DPC
Bit	Read/Write	Default/Hex	Description
10:8	R/W	0x0	DITHER_SGM Dither Sigma 000: Reserved 001: 1/2 010: $1/2^2$ 011: $1/2^3$ 100: $1/2^4$ 101: $1/2^5$ 110: $1/2^6$ 111: Reserved
7:4	R/W	0x0	DITHER_SFT Dither Shift Can increase the output amplitude of dither. 0000: $x2^0$ 0001: $x2^1$ 0010: $x2^2$ 0011: $x2^3$ … 1011: $x2^{11}$ 1100: $x2^{12}$ 1101—1111: Reserved
3:2	/	/	/
1	R/W	0x0	DITHER_EN DSM Dither Enable 0: Disable 1: Enable
0	R/W	0x0	HUB_EN Audio Hub Enable Only if EN_DA set 1,HUB_EN can take effect. SYS Domin ADDA/ I2S0/ I2S1/ OWA0 TXFIFO Hub Enable. 0: Disable 1: Enable

14.1.7.2 0x0004 DAC Volume Control Register (Default Value: 0x0000_A0A0)

Offset: 0x0004			Register Name: DAC_VOL_CTRL
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: DAC_VOL_CTRL
Bit	Read/Write	Default/Hex	Description
16	R/W	0x0	DAC_VOL_SEL DAC Volume Control Selection Enable 0: Disable 1: Enable
15:8	R/W	0xA0	DAC_VOL_L DAC left channel volume (-119.25dB To 71.25dB, 0.75dB/Step) 0x00: Mute 0x01: -119.25dB ..... 0x9F = -0.75dB 0xA0 = 0dB 0xA1 = 0.75dB ..... 0xFF = 71.25dB
7:0	R/W	0xA0	DAC_VOL_R DAC right channel volume (-119.25dB To 71.25dB, 0.75dB/Step) 0x00: Mute 0x01: -119.25dB ..... 0x9F = -0.75dB 0xA0 = 0dB 0xA1 = 0.75dB ..... 0xFF = 71.25dB

14.1.7.3 0x0010 DAC FIFO Control Register (Default Value : 0x0000_4000)

Offset: 0x0010			Register Name: AC_DAC_FIFOC
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: AC_DAC_FIFOC
Bit	Read/Write	Default/Hex	Description
31:29	R/W	0x0	DAC_FS. Sample Rate of DAC 000: 48KHz 010: 24KHz 100: 12KHz 110: 192KHz 001: 32KHz 011: 16KHz 101: 8KHz 111: 96KHz 44.1KHz/22.05KHz/11.025KHz can be supported by Audio PLL Configure Bit
28	R/W	0	FIR_VER. FIR Version 0: 64-Tap FIR 1: 32-Tap FIR
27	/	/	/
26	R/W	0x0	SEND_LASAT. Audio sample select when TX FIFO under run 0: Sending zero 1: Sending last audio sample
25:24	R/W	0x0	FIFO_MODE. For 20-bits transmitted audio sample: 00/10: FIFO_I[19:0] = {TXDATA[31:12]} 01/11: FIFO_I[19:0] = {TXDATA[19:0]} For 16-bits transmitted audio sample: 00/10: FIFO_I[19:0] = {TXDATA[31:16], 4'b0} 01/11: FIFO_I[19:0] = {TXDATA[15:0], 4'b0}
23	/	/	/
22:21	R/W	0x0	DAC_DRQ_CLR_CNT. When TX FIFO available room less than or equal N, DRQ Request will be de-asserted. N is defined here: 00: IRQ/DRQ De-asserted when WLEVEL > TXTL 01: 4 10: 8 11: 16
20:15	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: AC_DAC_FIFOC
Bit	Read/Write	Default/Hex	Description
14:8	R/W	0x40	TX_TRIG_LEVEL. TX FIFO Empty Trigger Level (TXTL[12:0]) Interrupt and DMA request trigger level for TX FIFO normal condition. IRQ/DRQ Generated when WLEVEL ≤ TXTL Notes: WLEVEL represents the number of valid samples in the TX FIFO Only TXTL[6:0] valid when TXMODE = 0
7	/	/	/
6	R/W	0x0	DAC_MONO_EN. DAC Mono Enable 0: Stereo, 64 levels FIFO 1: mono, 128 levels FIFO When enabled, L & R channel send same data
5	R/W	0x0	TX_SAMPLE_BITS. Transmitting Audio Sample Resolution 0: 16 bits 1: 20 bits
4	R/W	0x0	DAC_DRQ_EN. DAC FIFO Empty DRQ Enable 0: Disable 1: Enable
3	R/W	0x0	DAC_IRQ_EN. DAC FIFO Empty IRQ Enable 0: Disable 1: Enable
2	R/W	0x0	FIFO_UNDERRUN_IRQ_EN. DAC FIFO Under Run IRQ Enable 0: Disable 1: Enable
1	R/W	0x0	FIFO_OVERRUN_IRQ_EN. DAC FIFO Over Run IRQ Enable 0: Disable 1: Enable
0	R/WC	0x0	FIFO_FLUSH. DAC FIFO Flush Write '1' to flush TX FIFO, self clear to '0'

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.4 0x0014 DAC FIFO Status Register (Default Value : 0x0080_8008)

Offset: 0x0014			Register Name: AC_DAC_FIFOS
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23	R	0x1	TX_EMPTY. TX FIFO Empty 0: No room for new sample in TX FIFO 1: More than one room for new sample in TX FIFO (>= 1 word)
22:8	R	0x80	TXE_CNT. TX FIFO Empty Space Word Counter
7:4	/	/	/
3	R/WC	0x1	TXE_INT. TX FIFO Empty Pending Interrupt 0: No Pending IRQ 1: FIFO Empty Pending Interrupt Write '1' to clear this interrupt or automatic clear if interrupt condition fails.
2	R/WC	0x0	TXU_INT. TX FIFO Under run Pending Interrupt 0: No Pending Interrupt 1: FIFO Under run Pending Interrupt Write '1' to clear this interrupt
1	R/WC	0x0	TXO_INT. TX FIFO Overrun Pending Interrupt 0: No Pending Interrupt 1: FIFO Overrun Pending Interrupt Write '1' to clear this interrupt
0	/	/	/

14.1.7.5 0x0020 DAC TX DATA Register (Default Value : 0x0000_0000)

Offset: 0x0020			Register Name: AC_DAC_TXDATA
Bit	Read/Write	Default/Hex	Description
31:0	W	0x0	TX_DATA. Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.6 0x0024 DAC TX FIFO Counter Register (Default Value : 0x0000_0000)

Offset: 0x0024			Register Name: AC_DAC_CNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TX_CNT. TX Sample Counter The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial valve at any time. After been updated by the initial value, the counter register should count on base of this initial value. Notes: It is used for Audio/ Video Synchronization

14.1.7.7 0x0028 DAC Debug Register (Default Value : 0x0000_0000)

Offset: 0x0028			Register Name: AC_DAC_DG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11	R/W	0x0	DAC_MODU_SELECT. DAC Modulator Debug 0: DAC Modulator Normal Mode 1: DAC Modulator Debug Mode
10:9	R/W	0x0	DAC_PATTERN_SELECT. DAC Pattern Select 00: Normal (Audio Sample from TX FIFO) 01: -6 dB Sin wave 10: -60 dB Sin wave 11: silent wave
8	R/W	0x0	CODEC_CLK_SELECT. CODEC Clock Source Select: cksel 0: CODEC Clock from PLL 1: CODEC Clock from OSC (for Debug)
7	/	/	/
6	R/W	0x0	DA_SWP. DAC output channel swap enable, da_swp 0: Disable 1: Enable
5:3	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0028			Register Name: AC_DAC_DG
Bit	Read/Write	Default/Hex	Description
2:0	R/W	0x0	ADDA_LOOP_MODE ADDA Loop MODE SELECT 000: Disable 001: ADDA LOOP MODE DACL/DACR connect to ADC1/ADC2 1xx: Reserved

14.1.7.8 0x0030 ADC FIFO Control Register (Default Value : 0x0000_0400)

Offset: 0x0030			Register Name: AC_ADC_FIFOC
Bit	Read/Write	Default/Hex	Description
31:29	R/W	0x0	ADFS. Sample Rate of ADC 000: 48KHz 010: 24KHz 100: 12KHz 110: Reserved 001: 32KHz 011: 16KHz 101: 8KHz 111: Reserved 44.1KHz/22.05KHz/11.025KHz can be supported by PLL_Audio Configure Bit
28	R/W	0x0	EN_AD. ADC Digital Part Enable 0: Disable 1: Enable
27:26	R/W	0x0	ADCFDT ADC FIFO Delay Time For writing Data after EN_AD 00:5ms 01:10ms 10:20ms 11:30ms
25	R/W	0x0	ADCDFEN ADC FIFO Delay Function For writing Data after EN_AD 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: AC_ADC_FIFOC
Bit	Read/Write	Default/Hex	Description
24	R/W	0x0	RX_FIFO_MODE. RX FIFO Output Mode (Mode 0, 1) 0: Expanding '0' at LSB of TX FIFO register 1: Expanding received sample sign bit at MSB of TX FIFO register For 20-bits received audio sample: Mode 0: RXDATA[31:0] = {FIFO_O[19:0], 12'h0} Mode 1: RXDATA[31:0] = {12{FIFO_O[19]}, FIFO_O[19:0],} For 16-bits received audio sample: Mode 0: RXDATA[31:0] = {FIFO_O[19:4], 16'h0} Mode 1: RXDATA[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]}
23:22	/	/	/
21	R/W	0x0	RX_SYNC_EN_START Only if RX_SYNC_EN set 1,RX_SYNC_EN_START can take effect. SYS Domin ADDA/ I2S0/ I2S1/ DMIC/ OWA0 RX Synchronize Enable Start. 0: Disable 1: Enable
20	R/W	0x0	RX_SYNC_EN Audiocodec RX Synchronize Enable 0: Disable 1: Enable
19:17	/	/	/
16	R/W	0x0	RX_SAMPLE_BITS. Receiving Audio Sample Resolution 0: 16 bits 1: 20 bits
15:12	/	/	/
11:4	R/W	0x40	RX_FIFO_TRG_LEVEL. RX FIFO Trigger Level (RXTL[5:0]) Interrupt and DMA request trigger level for RX FIFO normal condition IRQ/DRQ Generated when WLEVEL RXTL[5:0] Notes: WLEVEL represents the number of valid samples in the RX FIFO

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: AC_ADC_FIFOC
Bit	Read/Write	Default/Hex	Description
3	R/W	0x0	ADC_DRQ_EN. ADC FIFO Data Available DRQ Enable. 0: Disable 1: Enable
2	R/W	0x0	ADC_IRQ_EN. ADC FIFO Data Available IRQ Enable. 0: Disable 1: Enable
1	R/W	0x0	ADC_OVERRUN_IRQ_EN. ADC FIFO Over Run IRQ Enable 0: Disable 1: Enable
0	R/WC	0x0	ADC_FIFO_FLUSH. ADC FIFO Flush. Write '1' to flush TX FIFO, self clear to '0'.

14.1.7.9 0x0034 ADC Volume Control1 Register (Default Value: 0xA0A0_A0A0)

Offset: 0x0034			Register Name: ADC_VOL_CTRL1
Bit	Read/Write	Default/Hex	Description
31:24	R	0xA0	PLACE_HOLDER No meaning
23:16	R/W	0xA0	PLACE_HOLDER No meaning
15:8	R/W	0xA0	ADC2_VOL ADC2 channel volume (-119.25dB To 71.25dB, 0.75dB/Step) 0x00: Mute 0x01: -119.25dB ..... 0x9F = -0.75dB 0xA0 = 0dB 0xA1 = 0.75dB ..... 0xFF = 71.25dB

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0034			Register Name: ADC_VOL_CTRL1
Bit	Read/Write	Default/Hex	Description
7:0	R/W	0xA0	ADC1_VOL ADC1 channel volume (-119.25dB To 71.25dB, 0.75dB/Step) 0x00: Mute 0x01: -119.25dB ..... 0x9F = -0.75dB 0xA0 = 0dB 0xA1 = 0.75dB ..... 0xFF = 71.25dB

14.1.7.10 0x0038 ADC FIFO Status Register (Default Value : 0x0000_0001)

Offset: 0x0038			Register Name: AC_ADC_FIFOS
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23	R	0x0	RXA. RX FIFO Available 0: No available data in RX FIFO 1: More than one sample in RX FIFO (>= 1 word)
22:17	/	/	/
16:8	R	0x0	RXA_CNT. RX FIFO Available Sample Word Counter
7:4	/	/	/
3	R/WC	0x0	RXA_INT. RX FIFO Data Available Pending Interrupt 0: No Pending IRQ 1: Data Available Pending IRQ Write '1' to clear this interrupt or automatic clear if interrupt condition fails.
2	/	/	/
1	R/WC	0x0	RXO_INT. RX FIFO Overrun Pending Interrupt 0: No Pending IRQ 1: FIFO Overrun Pending IRQ Write '1' to clear this interrupt
0	R	0x1	PLACE_HOLDER No meaning

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.11 0x0040 ADC RX Data Register (Default Value : 0x0000_0000)

Offset: 0x0040			Register Name: AC_ADC_RXDATA
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RX_DATA. RX Sample Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample.

14.1.7.12 0x0044 ADC RX Counter Register (Default Value : 0x0000_0000)

Offset: 0x0044			Register Name: AC_ADC_CNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RX_CNT. RX Sample Counter The audio sample number of writing into RXFIFO. When one sample is written by Digital Audio Engine, the RX sample counter register increases by one. The RX sample counter register can be set to any initial valve at any time. After been updated by the initial value, the counter register should count on base of this initial value. Notes: It is used for Audio/ Video Synchronization

14.1.7.13 0x004C ADC Debug Register (Default Value : 0x0000_0000)

Offset: 0x004C			Register Name: AC_ADC_DG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	AD_SWP1. ADC output channel swap enable (for digital filter) 0: disable 1: enableNote Note: ADC1 and ADC2 swap data.
23:0	/	/	/

14.1.7.14 0x0050 ADC Digtial Control Register (Default Value: 0x0000_0000)

Offset: 0x0050			Register Name: ADC_DIG_CTRL
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0050			Register Name: ADC_DIG_CTRL
Bit	Read/Write	Default/Hex	Description
16	R/W	0x0	ADC1_2_VOL_EN ADC1/2 Volume Control Enable 0: Disable 1: Enable
15:03	/	/	/
2:0	R/W	0x0	ADC_CHANNEL_EN Bit 1: ADC2 enable Bit 0: ADC1 enable

14.1.7.15 0x0054 VRA1Speedup Down Control Register (Default Value: 0x0000_0000)

Offset: 0x0054			Register Name: VRA1SPEEDUP_DOWN_CTRL
Bit	Read/Write	Default/Hex	Description
31:05	/	/	/
4	R	0x0	VRA1SPEEDUP_DOWN_STATE Only if VAR1SPEEDUP_DOWN_Further_CTRL (0x348[29]) set 0, VAR1Speedup Down State is valid. 0: VAR1Speedup_Down not work 1: VAR1Speedup_Down work
3:2	/	/	/
1	R/W	0x0	VRA1SPEEDUP_DOWN_CTRL VAR1Speedup Down Manual Control Enable 0: Disable,VAR1Speedup Down convert 1 after bus rst release 32ms. 1: Enable,VAR1Speedup Down convert 1 immediately.
0	R/W	0x0	VRA1SPEEDUP_DOWN_RST_CTRL VAR1Speedup Down RST Manual Control Enable 0: Disable,VAR1Speedup Down convert 1 after bus rst release 32ms. 1: Enable,VAR1Speedup Down reset 0 immediately.

14.1.7.16 0x00F0 DAC DAP Control Register (Default Value : 0x0000_0000)

Offset: 0x00F0			Register Name: AC_DAC_DAP_CTRL
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00F0			Register Name: AC_DAC_DAP_CTRL
Bit	Read/Write	Default/Hex	Description
31	R/W	0X0	DDAP_EN DAP for DRC Enable 0 : bypass 1 : enable
30	/	/	/
29	R/W	0X0	DDAP_DRC_EN DRC enable control 0: Disable 1: Enable
28	R/W	0X0	DDAP_HPF_EN HPF enable control 0: Disable 1: Enable
27:0	/	/	/

14.1.7.17 0x00F8 ADC DAP Control Register (Default Value : 0x0000_0000)

Offset: 0x00F8			Register Name: AC_ADC_DAP_CTR
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	ADC_DAP0_EN DAP for ADC enable 0: Bypass 1: Enable
30	/	/	/
29	R/W	0x0	ADC_DRC0_EN ADC DRC0 enable control 0: Disable 1: Enable
28	R/W	0x0	ADC_HPF0_EN ADC HPF0 enable control 0: Disable 1: Enable
27:0	/	/	/

14.1.7.18 0x0100 DAC DRC High HPF Coef Register (Default Value: 0x0000_00FF)

Offset: 0x0100			Register Name: AC_DAC_DRC_HHPFC
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0100			Register Name: AC_DAC_DRC_HHPFC
Bit	Read/Write	Default/Hex	Description
10:0	R/W	0xFF	DAC_DRC_HHPF_COE HPF coefficient setting and the data is 3.24 format.

14.1.7.19 0x0104 DAC DRC Low HPF Coef Register (Default Value: 0x0000_FAC1)

Offset: 0x0104			Register Name: AC_DAC_DRC_LHPFC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xFAC1	DAC_DRC_LHPF_COE HPF coefficient setting and the data is 3.24 format.

14.1.7.20 0x0108 DAC DRC Control Register (Default Value: 0x0000_0080)

Offset: 0x0108			Register Name: AC_DAC_DRC_CTRL
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15	R	0	DAC_DRC_DELAY_BUF_STATE DRC delay buffer data output state when drc delay function is enble and the drc funciton disable. After disable drc function and this bit go to 0, the user should write the drc delay function bit to 0; 0 : not complete 1 : is complete
14:10	/	/	/
13:8	R/W	0	DAC_DRC_SIGNAL_DELAY_TIME_SET Signal delay time setting 6'h00 : (8x1)fs 6'h01 : (8x2)fs 6'h02 : (8x3)fs ---------- 6'h2e : (8*47)fs 6'h2f : (8*48)fs 6'h30 -- 6'h3f : (8*48)fs Delay time = 8*(n+1)fs, n<6'h30; When the delay function is disable, the signal delay time is unused.
7	R/W	0x1	DAC_DRC_DELAY_BUF_EN The delay buffer use or not when the drc disable and the drc buffer data output completely 0 : don't use the buffer 1 : use the buffer

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0108			Register Name: AC_DAC_DRC_CTRL
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	DAC_DRC_GAIN_MAX_LIMIT_EN DRC gain max limit enable 0 : disable 1 : enable
5	R/W	0x0	DAC_DRC_GAIN_MIN_LIMIT_EN DRC gain min limit enable. when this fuction enable, it will overwrite the noise detect funciton. 0 : disable 1 : enable
4	R/W	0x0	DAC_DRC_DETECT_NOISE_EN Control the drc to detect noise when ET enable 0 : disable 1 : enable
3	R/W	0x0	DAC_DRC_SIGNAL_FUNC_SEL Signal function Select 0 : RMS filter 1 : Peak filter When Signal function Select Peak filter, the RMS parameter is unused. (AC_DRC_LRMSHAT / AC_DRC_LRMSLAT / AC_DRC_LRMSHAT / AC_DRC_LRMSLAT) When Signal function Select RMS filter, the Peak filter parameter is unused.(AC_DRC_LPFHAT / AC_DRC_LPFLAT / AC_DRC_RPFHAT / AC_DRC_RPFLAT / AC_DRC_LPFHRT / AC_DRC_LPFLRT / AC_DRC_RPFHRT / AC_DRC_RPFLRT)
2	R/W	0x0	DAC_DRC_DELAY_FUNC_EN Delay function enable 0 : disable 1 : enable When the Delay function enable is disable, the Signal delay time is unused.
1	R/W	0x0	DAC_DRC_LT_EN DRC LT enable 0 : disable 1 : enable When the DRC LT is disable the LT, Kl and OPL parameter is unused.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0108			Register Name: AC_DAC_DRC_CTRL
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	DAC_DRC_ET_EN DRC ET enable 0 : disable 1 : enable When the DRC ET is disable the ET, Ke and OPE parameter is unused.

14.1.7.21 0x010C DAC DRC Left Peak Filter High Attack Time Coef Register (Default Value: 0x0000_000B)

Offset: 0x010C			Register Name: AC_DAC_DRC_LPFHAT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x000B	DAC_DRC_LPFHAT The left peak filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (The default value is 1ms)

14.1.7.22 0x0110 DAC DRC Left Peak Filter Low Attack Time Coef Register (Default Value: 0x0000_77BF)

Offset: 0x0110			Register Name: AC_DAC_DRC_LPFLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x77BF	DAC_DRC_LPFLAT The left peak filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (The default value is 1ms)

14.1.7.23 0x0114 DAC DRC Right Peak Filter High Attack Time Coef Register (Default Value: 0x0000_000B)

Offset: 0x0114			Register Name: AC_DAC_DRC_RPFHAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0114			Register Name: AC_DAC_DRC_RPFHAT
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x000B	DAC_DRC_RPFHAT The right peak filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (The default value is 1ms)

14.1.7.24 0x0118 DAC DRC Left Peak Filter Low Attack Time Coef Register (Default Value: 0x0000_77BF)

Offset: 0x0118			Register Name: AC_DAC_DRC_RPFLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x77BF	DAC_DRC_RPFLAT The left peak filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (The default value is 1ms)

14.1.7.25 0x011C DAC DRC Left Peak Filter High Release Time Coef Register (Default Value: 0x0000_00FF)

Offset: 0x011C			Register Name: AC_DAC_DRC_LPFHRT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x00FF	DAC_DRC_LPFHRT The left peak filter release time parameter setting, which determine by the equation that RT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)

14.1.7.26 0x0120 DAC DRC Left Peak Filter Low Release Time Coef Register (Default Value: 0x0000_E1F8)

Offset: 0x0120			Register Name: AC_DAC_DRC_LPFLRT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0120			Register Name: AC_DAC_DRC_LPFLRT
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0xE1F8	DAC_DRC_LPFLRT The left peak filter release time parameter setting, which determine by the equation that RT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)

14.1.7.27 0x0124 DAC DRC Right Peak filter High Release Time Coef Register (Default Value: 0x0000_00FF)

Offset: 0x0124			Register Name: AC_DAC_DRC_RPFHRT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x00FF	DAC_DRC_RPFHRT The right peak filter attack time parameter setting, which determine by the equation that RT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)

14.1.7.28 0x0128 DAC DRC Right Peak filter Low Release Time Coef Register (Default Value: 0x0000_E1F8)

Offset: 0x0128			Register Name: AC_DAC_DRC_RPFLRT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xE1F8	DAC_DRC_RPFLRT The right peak filter release time parameter setting, which determine by the equation that AT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)

14.1.7.29 0x012C DAC DRC Left RMS Filter High Coef Register (Default Value: 0x0000_0001)

Offset: 0x012C			Register Name: AC_DAC_DRC_LRMSHAT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x0001	DAC_DRC_LRMSHAT The left RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24. (The default value is 10ms)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.30 0x0130 DAC DRC Left RMS Filter Low Coef Register (Default Value: 0x0000_2BAF)

Offset: 0x0130			Register Name: AC_DAC_DRC_LRMSLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x2BAF	DAC_DRC_LRMSLAT The left RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24. (The default value is 10ms)

14.1.7.31 0x0134 DAC DRC Right RMS Filter High Coef Register (Default Value: 0x0000_0001)

Offset: 0x0134			Register Name: AC_DAC_DRC_RRMSHAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0001	DAC_DRC_RRMSHAT The right RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24.(The default value is 10ms)

14.1.7.32 0x0138 DAC DRC Right RMS Filter Low Coef Register (Default Value: 0x0000_2BAF)

Offset: 0x0138			Register Name: AC_DAC_DRC_RRMSLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x2BAF	DAC_DRC_RRMSLAT The right RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24.(10ms)

14.1.7.33 0x013C DAC DRC Compressor Threshold High Setting Register (Default Value: 0x0000_06A4)

Offset: 0x013C			Register Name: AC_DAC_DRC_HCT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x06A4	DAC_DRC_HCT The compressor threshold setting, which set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is -40dB)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.34 0x0140 DAC DRC Compressor Slope High Setting Register (Default Value: 0x0000_D3C0)

Offset: 0x0140			Register Name: AC_DAC_DRC_LCT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xD3C0	DAC_DRC_LCT The compressor threshold setting, which set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is -40dB)

14.1.7.35 0x0144 DAC DRC Compressor Slope High Setting Register (Default Value: 0x0000_0080)

Offset: 0x0144			Register Name: AC_DAC_DRC_HKC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0080	DAC_DRC_HKC The slope of the compressor which determine by the equation that Kc = 1/R, there, R is the ratio of the compressor, which always is integer. The format is 8.24. (The default value is <2 : 1>)

14.1.7.36 0x0148 DAC DRC Compressor Slope Low Setting Register (Default Value: 0x0000_0000)

Offset: 0x0148			Register Name: AC_DAC_DRC_LKC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0000	DAC_DRC_LKC The slope of the compressor which determine by the equation that Kc = 1/R, there, R is the ratio of the compressor, which always is interger. The format is 8.24. (The default value is <2 : 1>)

14.1.7.37 0x014C DAC DRC Compressor High Output at Compressor Threshold Register (Default Value: 0x0000_F95B)

Offset: 0x014C			Register Name: AC_DAC_DRC_HOPC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xF95B	DAC_DRC_HOPC The output of the compressor which determine by the equation OPCin=OPC/6.0206. The format is 8.24. (The default value is -40dB)

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.38 0x0150 DAC DRC Compressor Low Output at Compressor Threshold Register (Default Value: 0x0000_2C3F)

Offset: 0x0150			Register Name: AC_DAC_DRC_LOPC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x2C3F	DAC_DRC_LOPC The output of the compressor which determine by the equation OPCin=OPC/6.0206. The format is 8.24. (The default value is -40dB)

14.1.7.39 0x0154 DAC DRC Limiter Threshold High Setting Register (Default Value: 0x0000_01A9)

Offset: 0x0154			Register Name: AC_DAC_DRC_HLT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x01A9	DAC_DRC_HLT The limiter threshold setting, which set by the equation that LTin = -LT/6.0206. The format is 8.24. (The default value is -10dB)

14.1.7.40 0x0158 DAC DRC Limiter Threshold Low Setting Register (Default Value: 0x0000_34F0)

Offset: 0x0158			Register Name: AC_DAC_DRC_LLT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x34F0	DAC_DRC_LLT The limiter threshold setting, which set by the equation that LTin = -LT/6.0206. The format is 8.24. (The default value is -10dB)

14.1.7.41 0x015C DAC DRC Limiter Slope High Setting Register (Default Value: 0x0000_0005)

Offset: 0x015C			Register Name: AC_DAC_DRC_HKl
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0005	DAC_DRC_HKL The slope of the limiter which determine by the equation that Kl = 1/R, there, R is the ratio of the limiter, which always is integer. The format is 8.24. (The default value is <50:1>)

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.42 0x0160 DAC DRC Limiter Slope Low Setting Register (Default Value: 0x0000_1EB8)

Offset: 0x0160			Register Name: AC_DAC_DRC_LKl
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x1EB8	DAC_DRC_LKL The slope of the limiter which determine by the equation that Kl = 1/R, there, R is the ratio of the limiter, which always is integer. The format is 8.24. (The default value is <50 :1>)

14.1.7.43 0x0164 DAC DRC Limiter High Output at Limiter Threshold(Default Value: 0x0000_FBD8)

Offset: 0x0164			Register Name: AC_DAC_DRC_HOPL
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xFBD8	DAC_DRC_HOPL The output of the limiter which determine by equation OPTin=OPT/6.0206. The format is 8.24. (The default value is -25dB)

14.1.7.44 0x0168 DAC DRC Limiter Low Output at Limiter Threshold(Default Value: 0x0000_FBA7)

Offset: 0x0168			Register Name: AC_DAC_DRC_LOPL
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xFBA7	DAC_DRC_LOPL The output of the limiter which determine by equation OPTin=OPT/6.0206. The format is 8.24. (The default value is -25dB)

14.1.7.45 0x016C DAC DRC Expander Threshold High Setting Register (Default Value: 0x0000_0BA0)

Offset: 0x016C			Register Name: AC_DAC_DRC_HET
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0BA0	DAC_DRC_HET The expander threshold setting, which set by the equation that ETin = -ET/6.0206, The format is 8.24. (The default value is -70dB)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.46 0x0170 DAC DRC Expander Threshold Low Setting Register (Default Value: 0x0000_7291)

Offset: 0x0170			Register Name: AC_DAC_DRC_LET
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x7291	DAC_DRC_LET The expander threshold setting, which set by the equation that ETin = -ET/6.0206, The format is 8.24. (The default value is -70dB)

14.1.7.47 0x0174 DAC DRC Expander Slope High Setting Register (Default Value: 0x0000_0500)

Offset: 0x0174			Register Name: AC_DAC_DRC_HKE
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0500	DAC_DRC_HKE The slope of the expander which determine by the equation that Ke = 1/R, there, R is the ratio of the expander, which always is integer and the ke must larger than 50. The format is 8.24. (The default value is <1:5>)

14.1.7.48 0x0178 DAC DRC Expander Slope Low Setting Register (Default Value: 0x0000_0000)

Offset: 0x0178			Register Name: AC_DAC_DRC_LKE
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0000	DAC_DRC_LKE The slope of the expander which determine by the equation that Ke = 1/R, there, R is the ratio of the expander, which always is integer and the ke must larger than 50. The format is 8.24. (The default value is <1:5>)

14.1.7.49 0x017C DAC DRC Expander High Output at Expander Threshold(Default Value: 0x0000_F45F)

Offset: 0x017C			Register Name: AC_DAC_DRC_HOPE
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x017C			Register Name: AC_DAC_DRC_HOPE
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0xF45F	DAC_DRC_HOPE The output of the expander which determine by equation OPEin=OPE/6.0206. The format is 8.24. (The default value is -70dB)

14.1.7.50 0x0180 DAC DRC Expander Low Output at Expander Threshold(Default Value: 0x0000_8D6E)

Offset: 0x0180			Register Name: AC_DAC_DRC_LOPE
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x8D6E	DAC_DRC_LOPE The output of the expander which determine by equation OPEin=OPE/6.0206. The format is 8.24. (The default value is -70dB)

14.1.7.51 0x0184 DAC DRC Linear Slope High Setting Register (Default Value: 0x0000_0100)

Offset: 0x0184			Register Name: AC_DAC_DRC_HKN
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0100	DAC_DRC_HKN The slope of the linear which determine by the equation that Kn = 1/R, there, R is the ratio of the linear, which always is integer . The format is 8.24. (The default value is <1:1>)

14.1.7.52 0x0188 DAC DRC Linear Slope Low Setting Register (Default Value: 0x0000_0000)

Offset: 0x0188			Register Name: AC_DAC_DRC_LKN
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0000	DAC_DRC_LKN The slope of the linear which determine by the equation that Kn = 1/R, there, R is the ratio of the linear, which always is integer . The format is 8.24. (The default value is <1:1>)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.53 0x018C DAC DRC Smooth filter Gain High Attack Time Coef Register (Default Value: 0x0000_0002)

Offset: 0x018C			Register Name: AC_DAC_DRC_SFHAT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x0002	DAC_DRC_SFHAT The smooth filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 5ms)

14.1.7.54 0x0190 DAC DRC Smooth filter Gain Low Attack Time Coef Register (Default Value: 0x0000_5600)

Offset: 0x0190			Register Name: AC_DAC_DRC_SFLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x5600	DAC_DRC_SFLAT The smooth filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 5ms)

14.1.7.55 0x0194 DAC DRC Smooth filter Gain High Release Time Coef Register (Default Value: 0x0000_0000)

Offset: 0x0194			Register Name: AC_DAC_DRC_SFHRT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x0000	DAC_DRC_SFHRT The gain smooth filter release time parameter setting, which determine by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 200ms)

14.1.7.56 0x0198 DAC DRC Smooth filter Gain Low Release Time Coef Register (Default Value: 0x0000_0F04)

Offset: 0x0198			Register Name: AC_DAC_DRC_SFLRT
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0198			Register Name: AC_DAC_DRC_SFLRT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0F04	DAC_DRC_SFLRT The gain smooth filter release time parameter setting, which determine by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 200ms)

14.1.7.57 0x019C DAC DRC MAX Gain High Setting Register (Default Value: 0x0000_FE56)

Offset: 0x019C			Register Name: AC_DAC_DRC_MXGHS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xFE56	DAC_DRC_MXGHS The max gain setting which determine by equation MXGin=MXG/6.0206. The format is 8.24 and must -20dB <MXG < 30dB. (The default value is -10dB)

14.1.7.58 0x01A0 DAC DRC MAX Gain Low Setting Register (Default Value: 0x0000_CB0F)

Offset: 0x01A0			Register Name: AC_DAC_DRC_MXGLS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xCB0F	DAC_DRC_MXGLS The max gain setting which determine by equation MXGin=MXG/6.0206. The format is 8.24 and must -20dB <MXG < 30dB. (The default value is -10dB)

14.1.7.59 0x01A4 DAC DRC MIN Gain High Setting Register (Default Value: 0x0000_F95B)

Offset: 0x01A4			Register Name: AC_DAC_DRC_MNGHS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xF95B	DAC_DRC_MNGHS The min gain setting which determine by equation MNGin=MNG/6.0206. The format is 8.24 and must -60dB ≤MNG ≤ -40dB. (The default value is -40dB)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.60 0x01A8 DAC DRC MIN Gain Low Setting Register (Default Value: 0x0000_2C3F)

Offset: 0x01A8			Register Name: AC_DAC_DRC_MNGLS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x2C3F	DAC_DRC_MNGLS The min gain setting which determine by equation MNGin=MNG/6.0206. The format is 8.24 and must -60dB ≤MNG ≤ -40dB. (The default value is -40dB)

14.1.7.61 0x01AC DAC DRC Expander Smooth Time High Coef Register (Default Value: 0x0000_0000)

Offset: 0x01AC			Register Name: AC_DAC_DRC_EPSHC
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x0000	DAC_DRC_EPSHC The gain smooth filter release and attack time parameter setting in expander region, which determine by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 30ms)

14.1.7.62 0x01B0 DAC DRC Expander Smooth Time Low Coef Register (Default Value: 0x0000_640C)

Offset: 0x01B0			Register Name: AC_DAC_DRC_EPSLC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x640C	DAC_DRC_EPSLC The gain smooth filter release and attack time parameter setting in expander region, which determine by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 30ms)

14.1.7.63 0x01B8 DAC DRC HPF Gain High Coef Register (Default Value: 0x0000_0100)

Offset: 0x01B8			Register Name: AC_DAC_DRC_HPFHGAIN
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x100	DAC_DRC_HPFHGAIN The gain of the hpf coefficient setting which format is 3.24.(gain = 1)

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.64 0x01BC DAC DRC HPF Gain Low Coef Register (Default Value: 0x0000_0000)

Offset: 0x01BC			Register Name: AC_DAC_DRC_HPFLGAIN
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0000	DAC_DRC_HPFLGAIN The gain of the hpf coefficient setting which format is 3.24.(gain = 1)

14.1.7.65 0x0200 ADC DRC High HPF Coef Register (Default Value: 0x0000_00FF)

Offset: 0x0200			Register Name: AC_ADC_DRC_HHPFC
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0xFF	ADC_DRC_HHPFC HPF coefficient setting and the data is 3.24 format.

14.1.7.66 0x0204 ADC DRC Low HPF Coef Register (Default Value: 0x0000_FAC1)

Offset: 0x0204			Register Name: AC_ADC_DRC_LHPFC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xFAC1	ADC_DRC_LHPFC HPF coefficient setting and the data is 3.24 format.

14.1.7.67 0x0208 ADC DRC Control Register (Default Value: 0x0000_0080)

Offset: 0x0208			Register Name: AC_ADC_DRC_CTRL
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15	R	0x0	ADC_DRC_DELAY_BUF_OUTPUT_STATE DRC delay buffer data output state when drc delay function is enble and the drc funciton disable. After disable drc function and this bit go to 0, the user should write the drc delay function bit to 0; 0 : not complete 1 : is complete
14:10	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0208			Register Name: AC_ADC_DRC_CTRL
Bit	Read/Write	Default/Hex	Description
13:8	R/W	0x0	ADC_DRC_SIGNAL_DELAY_TIME_SET Signal delay time setting 6'h00 : (8x1)fs 6'h01 : (8x2)fs 6'h02 : (8x3)fs ---------- 6'h2e : (8*47)fs 6'h2f : (8*48)fs 6'h30 -- 6'h3f : (8*48)fs Delay time = 8*(n+1)fs, n<6'h30; When the delay function is disable, the signal delay time is unused.
7	R/W	0x1	ADC_DRC_DELAY_BUF_EN The delay buffer use or not when the drc disable and the drc buffer data output completely 0 : don't use the buffer 1 : use the buffer
6	R/W	0x0	ADC_DRC_GAIN_MAX_LIMIT_EN DRC gain max limit enable 0 : disable 1 : enable
5	R/W	0x0	ADC_DRC_GAIN_MIN_LIMIT_EN DRC gain min limit enable. when this fuction enable, it will overwrite the noise detect funciton. 0 : disable 1 : enable
4	R/W	0x0	ADC_DRC_DETECT_NOISE_EN Control the drc to detect noise when ET enable 0 : disable 1 : enable

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0208			Register Name: AC_ADC_DRC_CTRL
Bit	Read/Write	Default/Hex	Description
3	R/W	0x0	ADC_DRC_SIGNAL_FUNC_SEL Signal function Select 0 : RMS filter 1 : Peak filter When Signal function Select Peak filter, the RMS parameter is unused. (AC_DRC_LRMSHAT / AC_DRC_LRMSLAT / AC_DRC_LRMSHAT / AC_DRC_LRMSLAT) When Signal function Select RMS filter, the Peak filter parameter is unused.(AC_DRC_LPFHAT / AC_DRC_LPFLAT / AC_DRC_RPFHAT / AC_DRC_RPFLAT / AC_DRC_LPFHRT / AC_DRC_LPFLRT / AC_DRC_RPFHRT / AC_DRC_RPFLRT)
2	R/W	0x0	ADC_DRC_DELAY_FUNC_EN Delay function enable 0 : disable 1 : enable When the Delay function enable is disable, the Signal delay time is unused.
1	R/W	0x0	ADC_DRC_LT_EN DRC LT enable 0 : disable 1 : enable DRC LT enable 0: Disable 1: Enable When the DRC LT is disable the LT, Kl and OPL parameter is unused.
0	R/W	0x0	ADC_DRC_ET_EN DRC ET enable 0 : disable 1 : enable When the DRC ET is disable the ET, Ke and OPE parameter is unused.

14.1.7.68 0x020C ADC DRC Left Peak Filter High Attack Time Coef Register (Default Value: 0x0000_000B)

Offset: 0x020C			Register Name: AC_ADC_DRC_LPFHAT
Bit	Read/Write	Default/Hex	Description

Draft Version

Offset: 0x020C			Register Name: AC_ADC_DRC_LPFHAT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x000B	ADC_DRC_LPFHAT The left peak filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (The default value is 1ms)

14.1.7.69 0x0210 ADC DRC Left Peak Filter Low Attack Time Coef Register (Default Value: 0x0000_77BF)

Offset: 0x0210			Register Name: AC_ADC_DRC_LPFLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x77BF	ADC_DRC_LPFLAT The left peak filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (The default value is 1ms)

14.1.7.70 0x0214 ADC DRC Right Peak Filter High Attack Time Coef Register (Default Value: 0x0000_000B)

Offset: 0x0214			Register Name: AC_ADC_DRC_RPFHAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x000B	ADC_DRC_RPFHAT The right peak filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (The default value is 1ms)

14.1.7.71 0x0218 ADC DRC Right Peak Filter Low Attack Time Coef Register (Default Value: 0x0000_77BF)

Offset: 0x0218			Register Name: AC_ADC_DRC_RPFLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0218			Register Name: AC_ADC_DRC_RPFLAT
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x77BF	ADC_DRC_RPFLAT The right peak filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (The default value is 1ms)

14.1.7.72 0x021C ADC DRC Left Peak Filter High Release Time Coef Register (Default Value: 0x0000_00FF)

Offset: 0x021C			Register Name: AC_ADC_DRC_LPFHRT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x00FF	ADC_DRC_LPFHRT The left peak filter release time parameter setting, which determine by the equation that RT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)

14.1.7.73 0x0220 ADC DRC Left Peak Filter Low Release Time Coef Register (Default Value: 0x0000_E1F8)

Offset: 0x0220			Register Name: AC_ADC_DRC_LPFLRT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xE1F8	ADC_DRC_LPFLRT The left peak filter release time parameter setting, which determine by the equation that RT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)

14.1.7.74 0x0224 ADC DRC Right Peak filter High Release Time Coef Register (Default Value: 0x0000_00FF)

Offset: 0x0224			Register Name: AC_ADC_DRC_RPFHRT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0224			Register Name: AC_ADC_DRC_RPFHRT
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x00FF	ADC_DRC_RPFHRT The right peak filter attack time parameter setting, which determine by the equation that RT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)

14.1.7.75 0x0228 ADC DRC Right Peak filter Low Release Time Coef Register (Default Value: 0x0000_E1F8)

Offset: 0x0228			Register Name: AC_ADC_DRC_RPFLRT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xE1F8	ADC_DRC_RPFLRT The right peak filter release time parameter setting, which determine by the equation that AT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)

14.1.7.76 0x022C ADC DRC Left RMS Filter High Coef Register (Default Value: 0x0000_0001)

Offset: 0x022C			Register Name: AC_ADC_DRC_LRMSHAT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x0001	ADC_DRC_LRMSHAT The left RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24. (The default value is 10ms)

14.1.7.77 0x0230 ADC DRC Left RMS Filter Low Coef Register (Default Value: 0x0000_2BAF)

Offset: 0x0230			Register Name: AC_ADC_DRC_LRMSLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x2BAF	ADC_DRC_LRMSLAT The left RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24. (The default value is 10ms)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.78 0x0234 ADC DRC Right RMS Filter High Coef Register (Default Value: 0x0000_0001)

Offset: 0x0234			Register Name: AC_ADC_DRC_RRMSHAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0001	ADC_DRC_RRMSHAT The right RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24. (The default value is 10ms)

14.1.7.79 0x0238 ADC DRC Right RMS Filter Low Coef Register (Default Value: 0x0000_2BAF)

Offset: 0x0238			Register Name: AC_ADC_DRC_RRMSLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x2BAF	ADC_DRC_RRMSLAT The right RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24. (The default value is 10ms)

14.1.7.80 0x023C ADC DRC Compressor Threshold High Setting Register (Default Value: 0x0000_06A4)

Offset: 0x023C			Register Name: AC_ADC_DRC_HCT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x06A4	ADC_DRC_HCT The compressor threshold setting, which set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is -40dB)

14.1.7.81 0x0240 ADC DRC Compressor Slope High Setting Register (Default Value: 0x0000_D3C0)

Offset: 0x0240			Register Name: AC_ADC_DRC_LCT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xD3C0	ADC_DRC_LCT The compressor threshold setting, which set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is -40dB)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.82 0x0244 ADC DRC Compressor Slope High Setting Register (Default Value: 0x0000_0080)

Offset: 0x0244			Register Name: AC_ADC_DRC_HKC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0080	ADC_DRC_HKC The slope of the compressor which determine by the equation that Kc = 1/R, there, R is the ratio of the compressor, which always is integer. The format is 8.24. (The default value is <2 : 1>)

14.1.7.83 0x0248 ADC DRC Compressor Slope Low Setting Register (Default Value: 0x0000_0000)

Offset: 0x0248			Register Name: AC_ADC_DRC_LKC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0000	ADC_DRC_LKC The slope of the compressor which determine by the equation that Kc = 1/R, there, R is the ratio of the compressor, which always is integer. The format is 8.24. (The default value is <2 : 1>)

14.1.7.84 0x024C ADC DRC Compressor High Output at Compressor Threshold Register (Default Value: 0x0000_F95B)

Offset: 0x024C			Register Name: AC_ADC_DRC_HOPC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xF95B	ADC_DRC_HOPC The output of the compressor which determine by the equation OPCin=OPC/6.0206. The format is 8.24. (The default value is -40dB)

14.1.7.85 0x0250 ADC DRC Compressor Low Output at Compressor Threshold Register (Default Value: 0x0000_2C3F)

Offset: 0x0250			Register Name: AC_ADC_DRC_LOPC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0250			Register Name: AC_ADC_DRC_LOPC
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x2C3F	ADC_DRC_LOPC The output of the compressor which determine by the equation OPCin=OPC/6.0206. The format is 8.24. (The default value is -40dB)

14.1.7.86 0x0254 ADC DRC Limiter Threshold High Setting Register (Default Value: 0x0000_01A9)

Offset: 0x0254			Register Name: AC_ADC_DRC_HLT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x01A9	ADC_DRC_HLT The limiter threshold setting, which set by the equation that LTin = -LT/6.0206. The format is 8.24. (The default value is -10dB)

14.1.7.87 0x0258 ADC DRC Limiter Threshold Low Setting Register (Default Value: 0x0000_34F0)

Offset: 0x0258			Register Name: AC_ADC_DRC_LLT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x34F0	ADC_DRC_LLT The limiter threshold setting, which set by the equation that LTin = -LT/6.0206. The format is 8.24. (The default value is -10dB)

14.1.7.88 0x025C ADC DRC Limiter Slope High Setting Register (Default Value: 0x0000_0005)

Offset: 0x025C			Register Name: AC_ADC_DRC_HKl
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0005	ADC_DRC_HKL The slope of the limiter which determine by the equation that Kl = 1/R, there, R is the ratio of the limiter, which always is integer. The format is 8.24. (The default value is <50:1>)

14.1.7.89 0x0260 ADC DRC Limiter Slope Low Setting Register (Default Value: 0x0000_1EB8)

Offset: 0x0260	Register Name: AC_ADC_DRC_LKl

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x1EB8	ADC_DRC_LKL The slope of the limiter which determine by the equation that Kl = 1/R, there, R is the ratio of the limiter, which always is integer. The format is 8.24. (The default value is <50:1>)

14.1.7.90 0x0264 ADC DRC Limiter High Output at Limiter Threshold(Default Value: 0x0000_FBD8)

Offset: 0x0264			Register Name: AC_ADC_DRC_HOPL
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xFBD8	ADC_DRC_HOPL The output of the limiter which determine by equation OPTin=OPT/6.0206. The format is 8.24. (The default value is -25dB)

14.1.7.91 0x0268 ADC DRC Limiter Low Output at Limiter Threshold(Default Value: 0x0000_FBA7)

Offset: 0x0268			Register Name: AC_ADC_DRC_LOPL
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xFBA7	ADC_DRC_LOPL The output of the limiter which determine by equation OPTin=OPT/6.0206. The format is 8.24. (The default value is -25dB)

14.1.7.92 0x026C ADC DRC Expander Threshold High Setting Register (Default Value: 0x0000_0BA0)

Offset: 0x026C			Register Name: AC_ADC_DRC_HET
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0BA0	ADC_DRC_HET The expander threshold setting, which set by the equation that ETin = -ET/6.0206. The format is 8.24. (The default value is -70dB)

14.1.7.93 0x0270 ADC DRC Expander Threshold Low Setting Register (Default Value: 0x0000_7291)

Offset: 0x0270			Register Name: AC_ADC_DRC_LET
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0270			Register Name: AC_ADC_DRC_LET
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x7291	ADC_DRC_LET The expander threshold setting, which set by the equation that ETin = -ET/6.0206. The format is 8.24. (The default value is -70dB)

14.1.7.94 0x0274 ADC DRC Expander Slope High Setting Register (Default Value: 0x0000_0500)

Offset: 0x0274			Register Name: AC_ADC_DRC_HKE
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0500	ADC_DRC_HKE The slope of the expander which determine by the equation that Ke = 1/R, there, R is the ratio of the expander, which always is integer and the ke must larger than 50. The format is 8.24. (The default value is <1:5>)

14.1.7.95 0x0278 ADC DRC Expander Slope Low Setting Register (Default Value: 0x0000_0000)

Offset: 0x0278			Register Name: AC_ADC_DRC_LKE
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0000	ADC_DRC_LKE The slope of the expander which determine by the equation that Ke = 1/R, there, R is the ratio of the expander, which always is integer and the ke must larger than 50. The format is 8.24. (The default value is <1:5>)

14.1.7.96 0x027C ADC DRC Expander High Output at Expander Threshold(Default Value: 0x0000F45F)

Offset: 0x027C			Register Name: AC_ADC_DRC_HOPE
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xF45F	ADC_DRC_HOPE The output of the expander which determine by equation OPEin=OPE/6.0206. The format is 8.24. (The default value is -70dB)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.97 0x0280 ADC DRC Expander Low Output at Expander Threshold(Default Value: 0x0000_8D6E)

Offset: 0x0280			Register Name: AC_ADC_DRC_LOPE
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x8D6E	ADC_DRC_LOPE The output of the expander which determine by equation OPEin=OPE/6.0206. The format is 8.24. (The default value is -70dB)

14.1.7.98 0x0284 ADC DRC Linear Slope High Setting Register (Default Value: 0x0000_0100)

Offset: 0x0284			Register Name: AC_ADC_DRC_HKN
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0100	ADC_DRC_HKN The slope of the linear which determine by the equation that Kn = 1/R, there, R is the ratio of the linear, which always is integer. The format is 8.24. (The default value is <1:1>)

14.1.7.99 0x0288 ADC DRC Linear Slope Low Setting Register (Default Value: 0x0000_0000)

Offset: 0x0288			Register Name: AC_ADC_DRC_LKN
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0000	ADC_DRC_LKN The slope of the linear which determine by the equation that Kn = 1/R, there, R is the ratio of the linear, which always is integer. The format is 8.24. (The default value is <1:1>)

14.1.7.100 0x028C ADC DRC Smooth filter Gain High Attack Time Coef Register (Default Value: 0x0000_0002)

Offset: 0x028C			Register Name: AC_ADC_DRC_SFHAT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x028C			Register Name: AC_ADC_DRC_SFHAT
Bit	Read/Write	Default/Hex	Description
10:0	R/W	0x0002	ADC_DRC_SFHAT The smooth filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 5ms)

14.1.7.101 0x0290 ADC DRC Smooth filter Gain Low Attack Time Coef Register (Default Value: 0x0000_5600)

Offset: 0x0290			Register Name: AC_ADC_DRC_SFLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x5600	ADC_DRC_SFLAT The smooth filter attack time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 5ms)

14.1.7.102 0x0294 ADC DRC Smooth filter Gain High Release Time Coef Register (Default Value: 0x0000_0000)

Offset: 0x0294			Register Name: AC_ADC_DRC_SFHRT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x0000	ADC_DRC_SFHRT The gain smooth filter release time parameter setting, which determine by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 200ms)

14.1.7.103 0x0298 ADC DRC Smooth filter Gain Low Release Time Coef Register (Default Value: 0x0000_0F04)

Offset: 0x0298			Register Name: AC_ADC_DRC_SFLRT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0298			Register Name: AC_ADC_DRC_SFLRT
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x0F04	ADC_DRC_SFLRT The gain smooth filter release time parameter setting, which determine by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 200ms)

14.1.7.104 0x029C ADC DRC MAX Gain High Setting Register (Default Value: 0x0000_FE56)

Offset: 0x029C			Register Name: AC_ADC_DRC_MXGHS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xFE56	ADC_DRC_MXGHS The max gain setting which determine by equation MXGin=MXG/6.0206. The format is 8.24 and must -20dB <MXG< 30dB (The default value is -10dB)

14.1.7.105 0x02A0 ADC DRC MAX Gain Low Setting Register (Default Value: 0x0000_CB0F)

Offset: 0x02A0			Register Name: AC_ADC_DRC_MXGLS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xCB0F	ADC_DRC_MXGLS The max gain setting which determine by equation MXGin=MXG/6.0206. The format is 8.24 and must -20dB <MXG < 30dB (The default value is -10dB)

14.1.7.106 0x02A4 ADC DRC MIN Gain High Setting Register (Default Value: 0x0000_F95B)

Offset: 0x02A4			Register Name: AC_ADC_DRC_MNGHS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xF95B	ADC_DRC_MNGHS The min gain setting which determine by equation MNGin=MNG/6.0206. The format is 8.24 and must -60dB ≤MNG ≤ -40dB. (The default value is -40dB)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.107 0x02A8 ADC DRC MIN Gain Low Setting Register (Default Value: 0x0000_2C3F)

Offset: 0x02A8			Register Name: AC_ADC_DRC_MNGLS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x2C3F	ADC_DRC_MNGLS The min gain setting which determine by equation MNGin=MNG/6.0206. The format is 8.24 and must -60dB ≤MNG ≤ -40dB. (The default value is -40dB)

14.1.7.108 0x02AC ADC DRC Expander Smooth Time High Coef Register (Default Value: 0x0000_0000)

Offset: 0x02AC			Register Name: AC_ADC_DRC_EPSHC
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x0000	ADC_DRC_EPSHC The gain smooth filter release and attack time parameter setting in expander region, which determine by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 30ms)

14.1.7.109 0x02B0 ADC DRC Expander Smooth Time Low Coef Register (Default Value: 0x0000_640C)

Offset: 0x02B0			Register Name: AC_ADC_DRC_EPSLC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x640C	ADC_DRC_EPSLC The gain smooth filter release and attack time parameter setting in expander region, which determine by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 30ms)

14.1.7.110 0x02B8 ADC DRC HPF Gain High Coef Register (Default Value: 0x0000_0100)

Offset: 0x02B8			Register Name: AC_ADC_DRC_HPFHGAIN
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R/W	0x100	ADC_DRC_HPFHGAIN The gain of the hpf coefficient setting which format is 3.24.(gain = 1)

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.111 0x02BC ADC DRC HPF Gain Low Coef Register (Default Value: 0x0000_0000)

Offset: 0x02BC			Register Name: AC_ADC_DRC_HPFLGAIN
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0000	ADC_DRC_HPFLGAIN The gain of the hpf coefficient setting which format is 3.24.(gain = 1)

14.1.7.112 0x0300 ADC1 Analog Control Register (Default Value:0x0010_0054)

Offset:0x0300			Register Name: ADC1_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	ADC1_EN ADC1 Channel Enable 0: Disable 1: Enable
30	R/W	0x0	MIC1_PGA_EN MIC1 PGA Enable 0: Disable 1: Enable
29	R/W	0x0	ADC1_DITHER_CTRL ADC1 Dither Control 0: New Dither Off 1: New Dither On
28	R/W	0x0	MIC1_SINGLE_EN MIC1 Single Input Enable 0: Disable 1: Enable
27	R/W	0x0	FMINLEN FMINL Enable 0: Disable 1: Enable
26	/	/	/
25:24	R/W	0x0	DSM_DITHER_LVL Dither Level Control (Dither level is positive ralated to the ctrl bits) 0: No Level 1: Min Level 2: Middle Level 3: Max Level

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0300			Register Name: ADC1_REG
Bit	Read/Write	Default/Hex	Description
23	R/W	0x0	LINEINLEN LINEINL Enable 0: Disable 1: Enable
22	/	/	/
21:20	R/W	0x1	IOPAAF2S PGA OPAAF2 Bias Current Select 00: 6uA 01: 7uA 10: 8uA 11: 9uA
19:18	R/W	0x0	LINEINL_GAIN CTRL 00: 0dB 11: 6dB
17:16	R/W	0x0	FML_GAIN CTRL 00: 0dB 11: 6dB
15:14	/	/	/
13	R/W	0x0	DSM RESET CTRL 0: reset ctrl by micen lineen fmen 1: reset disable ignore micen lineen fmen
12	R/W	0x0	MIC_START_CTRL 0: NORMAL 1: MIC_CM STARUP SPEEDUP
11:8	R/W	0x0	ADC1_PGA_GAIN_CTRL ADC1 PGA gain settings: 0x0: 0 dB 0x1: 6 dB 0x2: 6 dB 0x3: 6 dB 0x4: 9 dB 0x5: 12 dB 0x6: 15 dB 0x7: 18 dB 0x8: 21 dB 0x9: 24 dB 0xA: 27 dB 0xB: 30 dB 0xC: 33 dB 0xD: 36 dB 0xE: 36 dB 0xF: 36 dB

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0300			Register Name: ADC1_REG
Bit	Read/Write	Default/Hex	Description
7:6	R/W	0x1	ADC1_IOPAAF ADC1 OP AAF Bias Current Select 00: 1.50*IOPADC 01: 1.75*IOPADC 10: 2.00*IOPADC 11: 2.25*IOPADC IOPADC is defined by BIAS_REG<11:10> from 1uA to 4uA For example: BIAS_REG<11:10> =11 IOPADC=4uA 00: 1.50*4uA=6uA 01: 1.75*4uA=7uA 10: 2.00*4uA=8uA 11: 2.25*4uA=9uA
5:4	R/W	0x1	ADC1_IOPSDM1 ADC1 OP SDM Bias Current Select 1 00: 1.50*IOPADC 01: 1.75*IOPADC 10: 2.00*IOPADC 11: 2.25*IOPADC IOPADC is defined by BIAS_REG<11:10> from 1uA to 4uA
3:2	R/W	0x1	ADC1_IOPSDM2 ADC1 OP SDM Bias Current Select 2 00: 1.50*IOPADC 01: 1.75*IOPADC 10: 2.00*IOPADC 11: 2.25*IOPADC IOPADC is defined by BIAS_REG<11:10> from 1uA to 4uA
1	R/W	0x0	PGA1 OP1 CHOPPER EN 0: PGA1 OP1 disable 1: PGA1 OP1 en
0	R/W	0x0	PGA1 OP2 CHOPPER EN 0: PGA1 OP2 disable 1: PGA1 OP2 en

14.1.7.113 0x0304 ADC2 Analog Control Register (Default Value:0x0010_0054)

Offset:0x0304			Register Name: ADC2_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0304			Register Name: ADC2_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	ADC2_EN ADC2 Channel Enable 0: Disable 1: Enable
30	R/W	0x0	MIC2_PGA_EN MIC2 PGA Enable 0: Disable 1: Enable
29	R/W	0x0	ADC2_DITHER_CTRL ADC2 Dither Control 0: New Dither Off 1: New Dither On
28	R/W	0x0	MIC2_SINGLE_EN MIC2 Single Input Enable 0:Disable 1:Enable
27	R/W	0x0	FMINREN FMINR Enable 0: Disable 1: Enable
26	R/W	0x0	CROSSTALK_AVOID_EN 0: Disable 1: Enable
25:24	R/W	0x0	DSM_DITHER_LVL Dither Level Control (Dither level is positive ralated to the ctrl bits) 0: No Level 1: Min Level 2: Middle Level 3: Max Level
23	R/W	0x0	LINEINREN LINEINR Enable 0: Disable 1: Enable
22	R/W	0x0	/
21:20	R/W	0x1	IOPAAF2S PGA OPAAF2 Bias Current Select 00: 6uA 01: 7uA 10: 8uA 11: 9uA

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0304			Register Name: ADC2_REG
Bit	Read/Write	Default/Hex	Description
19:18	R/W	0x0	LINEINR_GAIN CTRL 00: 0dB 11: 6dB
17:16	R/W	0x0	FMR_GAIN CTRL 00: 0dB 11: 6dB
15:14	/	/	/
13	R/W	0x0	DSM RESET CTRL 0: reset ctrl by micen lineen fmen 1: reset disable ignore micen lineen fmen
12	R/W	0x0	MIC_START_CTRL 0: NORMAL 1:MIC_CM STARUP SPEEDUP
11:8	R/W	0x0	ADC2_PGA_GAIN_CTRL ADC2 PGA gain settings: 0x0: 0 dB 0x1: 6 dB 0x2: 6 dB 0x3: 6 dB 0x4: 9 dB 0x5: 12 dB 0x6: 15 dB 0x7: 18 dB 0x8: 21 dB 0x9: 24 dB 0xA: 27 dB 0xB: 30 dB 0xC: 33 dB 0xD: 36 dB 0xE: 36 dB 0xF: 36 dB

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0304			Register Name: ADC2_REG
Bit	Read/Write	Default/Hex	Description
7:6	R/W	0x1	ADC2_IOPAAF ADC2 OP AAF Bias Current Select 00: 1.50*IOPADC 01: 1.75*IOPADC 10: 2.00*IOPADC 11: 2.25*IOPADC IOPADC is defined by ADC1_REG<15:14> from 1uA to 4uA For example: ADC2_REG<15:14> =11 IOPADC=4uA 00: 1.50*4uA=6uA 01: 1.75*4uA=7uA 10: 2.00*4uA=8uA 11: 2.25*4uA=9uA
5:4	R/W	0x1	ADC2_IOPSDM1 ADC1 OP SDM Bias Current Select 1 00: 1.50*IOPADC 01: 1.75*IOPADC 10: 2.00*IOPADC 11: 2.25*IOPADC IOPADC is defined by BIAS_REG<11:10> from 1uA to 4uA
3:2	R/W	0x1	ADC2_IOPSDM2 ADC1 OP SDM Bias Current Select 2 00: 1.50*IOPADC 01: 1.75*IOPADC 10: 2.00*IOPADC 11: 2.25*IOPADC IOPADC is defined by BIAS_REG<11:10> from 1uA to 4uA
1	R/W	0x0	PGA2 OP1 CHOPPER EN 0: PGA2 OP1 disable 1: PGA2 OP1 en
0	R/W	0x0	PGA2 OP2 CHOPPER EN 0: PGA2 OP2 disable 1: PGA2 OP2 en

14.1.7.114 0x0310 DAC Analog Control Register (Default Value:0x0000_0000)

Offset: 0x0310			Register Name: DAC_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0310			Register Name: DAC_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	DAC_CH_EN DAC Chopper Control 0: Disable 1: Enable
30	R/W	0x0	DAC_CH_NOL_EN DAC Chopper Non-overlap Control 0: Disable 1: Enable
29:28	R/W	0x0	DAC_CH_CKSET DAC Chopper Frequency Settings: 00: 96kHz 01: 192kHz 10: 384kHz 11: 768kHz
27:26	R/W	0x0	DAC_CH_DLYSET<1:0> DAC Chopper Ck Delay Level Control (positive related to the ctrl bits) 00: 5ns 01: 10ns 10: 12ns 11: 15ns
25:24	R/W	0x0	DAC_CH_NOLDLY_SET<1:0> DACLPF Chopper Ck Non-overlap Level Control (positive related to the ctrl bits)
23	R/W	0x0	LOUT_CH_EN Lineout Chopper Control 0: Disable 1: Enable
22	R/W	0x0	LOUT_CH_NOL_EN Lineout Chopper Non-overlap Control 0: Disable 1: Enable
21:20	R/W	0x0	LOUT_CH_CKSET<1:0> Lout Chopper Frequency Settings: 00: 96kHz 01: 192kHz 10: 384kHz 11: 768kHz

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0310			Register Name: DAC_REG
Bit	Read/Write	Default/Hex	Description
19:18	R/W	0x0	LOUT_CH_DLYSET<1:0> Lout Chopper Ck Delay Level Control (positive related to the ctrl bits) 00: 5ns 01: 10ns 10: 12ns 11: 15ns
17:16	R/W	0x0	LOUT_CH_NOLDLY_SET<1:0> Lout Chopper Ck Non-overlap Level Control (positive related to the ctrl bits)
15	R/W	0x0	DACL_EN DACL Enable 0: Disable 1: Enable
14	R/W	0x0	DACR_EN DACR Enable 0: Disable 1: Enable
13	R/W	0x0	LINEOUTLEN Left Channel LINEOUT Enable 0: Disable 1: Enable
12	R/W	0x0	LMUTE DACL to Left Channel LINEOUT Mute Control 0: Mute 1: Not mute
11	R/W	0x0	LINEOUTREN Right Channel LINEOUT Enable 0: Disable 1: Enable
10	R/W	0x0	RMUTE DACR to Right Channel LINEOUT Mute Control 0: Mute 1: Not mute
9:8	R/W	0x0	CKDAC_DLYSET DAC Clock Delay Level Control (positive related to the ctrl bits) 00: 5ns 01: 10ns 10: 12ns 11: 15ns
7:3	R/W	0x0	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0310			Register Name: DAC_REG
Bit	Read/Write	Default/Hex	Description
2:0	R/W	0x0	LINEOUT_VOL_CTRL LINEOUT Volume Control 0x0: -30 dB 0x1: -24 dB 0x2: -18 dB 0x3: -12 dB 0x4: -9 dB 0x5: -6 dB 0x6: -3 dB 0x7: 0 dB

14.1.7.115 0x031C RAMP Analog Control Register (Default Value:0x0018_0000)

Offset:0x031C			Register Name: RAMP_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	RAMP_RISE_INT_EN RAMP Rise Interrupt Enable 0: Enable 1: Disable
30	R/W1C	0x0	RAMP_RISE_INT RK Increase upward Finish and Rampen Pull Down Instruction 0: No Pending IRQ 1: Ramp Rise Finish Pending Interrupt Write '1' to clear this interrupt
29	R/W	0x0	RAMP_FALL_INT_EN RAMP Fall Int Enable 0: Enable 1: Disable
28	R/W1C	0x0	RAMP_FALL_INT RK Downward Decrease Finish and Rampen Pull Down Instruction 0: No Pending IRQ 1: Ramp Fall Finish Pending Interrupt Write '1' to clear this interrupt
27:25	/	/	/
24	R/W	0x0	RAMP_SRST Ramp Soft Reset 0: Disable 1: Enable
23:22	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x031C			Register Name: RAMP_REG
Bit	Read/Write	Default/Hex	Description
21	R/W	0x0	RK_OPT_EN RK Optimize Enable 0: Disable 1: Enable
20:16	R/W	0x18	RAMP_CLK_DIV_M Analog Ramp Clk Div Freq Value : M(from 0 to 31,Default:24). Ana_Ramp_Clk= 24MHz/(M+1) Default Ramp Clk Freq: 24MHz/(24+1)=960KHz
15	R/W	0x0	HP_PULL_OUT_EN Heanphone Pullout Enable 0: Disable 1: Enable
14:12	R/W	0x0	RAMP_HOLD_STEP RAMP HOLD STEP 000: 9600 001: 19200 010: 38400 011: 76800 100: 96000 101: 115200 110: 153600 111: 192000 Ramp Hold Time = Ramp Hold Step/Ramp Clk Freq When Ramp Clk Freq equal to 960KHz, Corresponding Ramp Hold time of each gear: 000: 9600/960KHz=10ms 001: 19200/960KHz=20ms 010: 38400/960KHz=40ms 011: 76800/960KHz=80ms 100: 96000/960KHz=100ms 101: 115200/960KHz=120ms 110: 153600/960KHz=160ms 111: 192000/960KHz=200ms
11:10	/	/	/
9:8	R/W	0x0	GAP_STEP Gap Step 00: ramp step 01: ramp step*2 10: ramp step*3 11: ramp step*4

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x031C			Register Name: RAMP_REG
Bit	Read/Write	Default/Hex	Description
7	/	/	/
6:4	R/W	0x0	RAMP_STEP RK Frequency Gear, Control Ramp Rise/Fall Total Time 000: 20 001: 30 010: 40 011: 60 100: 80 101: 120 110: 160 111: 240 Ramp Rise/Fall Total Time =(Ramp Step/Ramp Clk Freq)*4*1024 When Default Ramp Clk Freq equal to 960KHz, Corresponding time of each gear: 000: (20/960KHz)*4*1024=85.3ms 001: (30/960KHz)*4*1024=128ms 010: (40/960KHz)*4*1024=170.6ms 011: (60/960KHz)*4*1024=256ms 100: (80/960KHz)*4*1024=341.3ms 101: (120/960KHz)*4*1024=512ms 110: (160/960KHz)*4*1024=682.6ms 111: (240/960KHz)*4*1024=1024ms
3	R/W	0x0	RMD_EN Ramp Manual Down Enable 0: Disable 1: Enable
2	R/W	0x0	RMU_EN Ramp Manual Up Enable 0: Disable 1: Enable
1	R/W	0x0	RMC_EN Ramp Manual Control Enable 0: Disable 1: Enable
0	R/W	0x0	RD_EN Ramp Digital Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.1.7.116 0x0340 HEADPHONE2 Analog Control Register (Default Value:0x0600_4000)

Offset: 0x0340			Register Name: HP2_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HPFB_BUF_EN Headphone Feedback Buffer OP Enable 0: Disable 1: Enable
30:28	R/W	0x0	HEADPHONE_GAIN HeadPhone Gain 000:0dB 001:-6dB 010:-12dB 011:-18dB 100:-24dB 101:-30dB 110:-36dB 111:-42dB
27:26	R/W	0x1	HPFB_RES Headphone Feedback Big Resistor Control 00: 0.88 MΩ 01: 1.00 MΩ 10: 1.08 MΩ 11: 1.20 MΩ
25:24	R/W	0x2	OPDRV_CUR Headphone OP Output Stage Current Setting 00: Min 11: Max
23:22	R/W	0x0	HP_OFFSET_ADJ<1:0> Headphone Drive offset adjust 00: min 11: max
21	R/W	0x0	HP_DRVEN Headphone Driver Enable 0: Disable 1: Enable
20	R/W	0x0	HP_VO_OFFSET_EN Headphone Driver offset control Enable 0: Disable 1: Enable
19	R/W	0x0	RSWITCH RSwitch 0: HPOUT OUTPUT VCM of RAMP_DAC 1: VRA1

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0340			Register Name: HP2_REG
Bit	Read/Write	Default/Hex	Description
18	R/W	0x0	RAMPEN Ramp DAC Enable 0: Disable 1: Enable
17	R/W	0x0	HPFB_IN_EN Headphone Feedback PAD IN Switch Enable 0: Disable 1: Enable
16	R/W	0x0	RAMP_FINAL_CONTROL Headphone Ramp Final Step Control 0: Ramp Output Select Ramp 1: Ramp Output Select HPFB buffer Output
15	R/W	0x0	RAMP_OUT_EN Ramp Output Switch Enable 0: Disable 1: Enable
14:13	R/W	0x2	/
12:10	/	/	/
9:8	R/W	0x0	RAMP_FILTER Ramp filter resistor select 00 0R 01 1.57k 10 3.14k 11 9.43k
7	R/W	0x0	HP_CHOPPER_EN Headphone Chopper enable 0: Disable 1: Enable
6	R/W	0x0	HP_CH_NOL_EN Headphone Chopper Nov-overlapping Enable 0: Disable 1: Enable
5:4	R/W	0x0	HP_CHOPPER_CKS Headphone Chopper Clock frequency Select 00: 768k 01:384k 10:192k 11:96k
3:2	R/W	0x0	HP_CH_DLYSET Headphone Chopper Delay Select 00: min 11: max

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0340			Register Name: HP2_REG
Bit	Read/Write	Default/Hex	Description
1:0	R/W	0x0	HP_CH_NOLDLY_SET Headphone Chpper Non-overlapping Delay Select 00: min 11: max

14.1.7.117 0x0348 POWER Analog Control Register (Default Value:0x0000_0000)

Offset:0x0348			Register Name: POWER_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29	R/W	0x0	VAR1SPEEDUP_DOWN_FURTHER_CTRL VRA1Speedup Down Further Control In Adda Analog 0: Digital Signal Interface Pin l_vra1speedup (vra1_speedup_down) Normally Control VRA1 Speedup down 1: Manual Control Finish VRA1 Speedup down Ignore Digital Signal Interface Pin l_vra1speedup (vra1_speedup_down) Control
28:17	/	/	/
16	R	0x0	AVCCPOR Avccpor Monitor
15:0	/	/	/

14.1.7.118 0x034C ADC Current Analog Control Register (Default Value:0x0000_0000)

Offset:0x034C			Register Name: ADC_CUR_REG
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:14	R/W	0x0	ADC2_PGA_CH_DLYSET PGA Chopper Ck Delay Level Control (positive related to the ctrl bits) 00: 5ns 01: 10ns 10: 12ns 11: 15ns
13	R/W	0x0	ADC2_PGA_CH_EN PGA Chopper Control 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x034C			Register Name: ADC_CUR_REG
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	ADC2_PGA_CHOPPER_NOL_EN PGA Chopper Non-overlap Control 0: Disable 1: Enable
11:10	R/W	0x0	ADC2_PGA_CH_NOLDLYSET PGA Chopper Ck Non-overlap Level Control (positive related to the ctrl bits)
9:8	R/W	0x0	ADC2_PGA_CHOPPERCKS PGA Chopper Frequency Settings: 00: 96kHz 01: 192kHz 10: 384kHz 11: 768kHz
7:6	R/W	0x0	ADC1_PGA_CH_DLYSET PGA Chopper Ck Delay Level Control (positive related to the ctrl bits) 00: 5ns 01: 10ns 10: 12ns 11: 15ns
5	R/W	0x0	ADC1_PGA_CH_EN PGA Chopper Control 0: Disable 1: Enable
4	R/W	0x0	ADC1_PGA_CHOPPER_NOL_EN PGA Chopper Non-overlap Control 0: Disable 1: Enable
3:2	R/W	0x0	ADC1_PGA_CH_NOLDLYSET PGA Chopper Ck Non-overlap Level Control (positive related to the ctrl bits)
1:0	R/W	0x0	ADC1_PGA_CHOPPERCKS PGA Chopper Frequency Settings: 00: 96kHz 01: 192kHz 10: 384kHz 11: 768kHz

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.2 I2S/PCM

14.2.1 Overview

The I2S/PCM controller is designed to transfer streaming audio-data between the system memory and the codec chip. The controller supports standard I2S format, Left-justified mode format, Right-justified mode format, PCM mode format, and TDM mode format.

The I2S/PCM controller includes the following features:

- 2x I2S/PCM (I2S0, I2S1)
- Compliant with standard Philips Inter-IC sound (I2S) bus specification
  - Left-justified, Right-justified, PCM mode, and Time Division Multiplexing (TDM) format
  - Programmable PCM frame width: 1 BCLK width (short frame) and 2 BCLKs width (long frame)
- FIFOs for transmitting and receiving data
  - Programmable FIFO thresholds
  - 128 depth x 32-bit width TXFIFO and 64 depth x 32-bit width RXFIFO
- Supports multiple function clocks
  - Clock up to 24.576 MHz Data Output of I2S/PCM in Master mode (Only if the IO PAD and Peripheral I2S/PCM satisfy Timing Parameters)
  - Clock up to 12.288 MHz Data Input of I2S/PCM in Master mode (Only if the IO PAD and Peripheral I2S/PCM satisfy Timing Parameters)
- Supports TX/RX DMA slave interface
- Supports multiple application scenarios
  - Up to 16 channels (fs = 48 kHz) which has adjustable width from 8-bit to 32-bit
  - Sample rate from 8 kHz to 384 kHz (sample rate*channels*slot width<=24.576MHz)
  - 8-bit u-law and 8-bit A-law companded sample
- Supports master/slave mode

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.2.2 Block Diagram

The following figure shows the functional block diagram of the I2S/PCM interface.

Figure 14-14 I2S/PCM Interface System Block Diagram



The following figure shows the typical application of the I2S/PCM interface.

Figure 14-15 Typical Application of I2S/PCM Interface



The I2S/PCM interface system integrates one I2S_TX and one I2S_RX.

- The I2S_TX is for playing music in I2S or PCM format.
- The I2S_RX is for receiving data in I2S or PCM format.
- When the I2S works in the salve mode, the external I2S module provides BCLK_in and LRCK_in for the clock management unit (CMU), and the I2S_TX and I2S_RX work with the two external clocks.
- When the I2S works in the master mode, the CMU provides clocks BCLK_out and LRCK_out for the external I2S module, and the I2S_TX and I2S_RX work with the internal clocks.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.2.3 External Signals

The following table describes the external signals of the I2S/PCM interface.

LRCK and BCLK are bidirectional I/O. When the I2S/PCM interface works in the Master mode, LRCK and BCLK are output pins. When the I2S/PCM interface works in the Slave mode, LRCK and BCLK are input pins.

MCLK is an output pin for external devices. DOUT is the serial data output pin, and DIN is the serial data input pin. For details about General Purpose I/O port, refer to the Section 15.6 GPIO.

Table 14-2 I2S/PCM External Signals

Signal Name	Description	Type
I2S0-DOUT[3:0]	I2S0/PCM0 Serial Data Output Channel [3:0]	O
I2S0-DIN[3:0]	I2S0/PCM0 Serial Data Input Channel [3:0]	I
I2S0-MCLK	I2S0 Master Clock	O
I2S0-LRCK	I2S0/PCM0 Sample Rate Clock/Sync	I/O
I2S0-BCLK	I2S0/PCM0 Bit Rate Clock	I/O
I2S1-DOUT[1:0]	I2S1/PCM1 Serial Data Output Channel [1:0]	O
I2S1-DIN[1:0]	I2S1/PCM1 Serial Data Input Channel [1:0]	I
I2S1-MCLK	I2S1 Master Clock	O
I2S1-LRCK	I2S1/PCM1 Sample Rate Clock/Sync	I/O
I2S1-BCLK	I2S1/PCM1 Bit Rate Clock	I/O

14.2.4 Functional Description

14.2.4.1 I2S/PCM Transmit Modes

The I2S/PCM supports standard I2S mode, Left-justified I2S mode, Right-justified I2S mode, PCM mode, and TDM mode. The software can select the modes by setting I2S/PCM_CTL. The following figures describe the waveforms for SYNC, BCLK, DOUT, and DIN in different modes.

Figure 14-16 I2S Standard Mode Timing



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 14-17 Left-Justified Mode Timing



Figure 14-18 Right-Justified Mode Timing



Figure 14-19 PCM Long Frame Mode Timing



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 14-20 PCM Short Frame Mode Timing



14.2.5 Programming Guidelines

The software operation of the I2S/PCM is divided into five steps: system setup, I2S/PCM initialization, the channel setup, DMA setup, and Enable/Disable module.

The following figure shows the whole operation flow of I2S/PCM.

Figure 14-21 I2S/PCM Operation Flow



14.2.5.1 System Setup and I2S/PCM Initialization

The first step in the system setup is properly programming the GPIO. Because the I2S/PCM port is a multiplex pin. You can find the function in the pin multiplex specification.

The clock source for the I2S/PCM should be followed. Firstly, disable the PLL_AUDIO through PLL_AUDIOx Control Register[PLL_EN] in the CCU. Secondly, set up the frequency of the PLL_AUDIO in the PLL_AUDIOx Control Register. After that, enable the I2S/PCM gating through the I2Sx_CLK_REG when you check out that the PLL_AUDIOx Control Register[LOCK] becomes to 1. At last, reset and enable the I2S/PCM bus gating by setting I2S_BGR_REG.

After the system setup, the register of I2S/PCM can be setup. Firstly, initialize the I2S/PCM. You should close the Globe Enable bit (I2S/PCM_CTL[0]), Transmitter Block Enable bit (I2S/PCM_CTL[2]), and Receiver Block Enable bit (I2S/PCM_CTL[1]) by writing 0. After that, clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

the TX/RX FIFO by writing 0 to the bit[25:24] of I2S/PCM_FCTL. At last, you can clear the TX FIFO and RX FIFO counter by writing 0 to I2S/PCM_TXCNT and I2S/PCM_RXCNT.

14.2.5.2 Channel Setup and DMA Setup

First, you can set up the I2S/PCM of master and slave. The configuration can be referred to the protocol of I2S/PCM. Then, you can set up the translation mode, the sample resolution, the wide of the slot, the channel slot number, and the trigger level, and so on. The setup of the register can be found in the specification.

The I2S/PCM supports two methods to transfer the data. The most common way is DMA; the setup of DMA can be found in Section 11 DMA. In this module, you just enable the DRQ

14.2.5.3 Enabling and Disabling I2S/PCM

Step 1 Enable TX/RX by writing I2S/PCM_CTL[TXEN]/I2S/PCM_CTL[RXEN].

Step 2 Enable I2S/PCM by writing 1 to I2S/PCM_CTL[Globe Enable].

Step 3 Write 0 to the Globe Enable bit to disable I2S/PCM.

14.2.6 Register List

Module Name	Base Address
I2S0	0x02032000
I2S1	0x02033000

Register Name	Offset	Description
I2S/PCM_CTL	0x0000	I2S/PCM Control Register
I2S/PCM_FMT0	0x0004	I2S/PCM Format Register 0
I2S/PCM_FMT1	0x0008	I2S/PCM Format Register 1
I2S/PCM_ISTA	0x000C	I2S/PCM Interrupt Status Register
I2S/PCM_RXFIFO	0x0010	I2S/PCM RXFIFO Register
I2S/PCM_FCTL	0x0014	I2S/PCM FIFO Control Register
I2S/PCM_FSTA	0x0018	I2S/PCM FIFO Status Register
I2S/PCM_INT	0x001C	I2S/PCM DMA And Interrupt Control Register
I2S/PCM_TXFIFO	0x0020	I2S/PCM TXFIFO Register
I2S/PCM_CLKD	0x0024	I2S/PCM Clock Divide Register
I2S/PCM_TXCNT	0x0028	I2S/PCM TX Sample Counter Register
I2S/PCM_RXCNT	0x002C	I2S/PCM RX Sample Counter Register
I2S/PCM_CHCFG	0x0030	I2S/PCM Channel Configuration Register
I2S/PCM_TX0CHSEL	0x0034	I2S/PCM TX0 Channel Select Register
I2S/PCM_TX1CHSEL	0x0038	I2S/PCM TX1 Channel Select Register
I2S/PCM_TX2CHSEL	0x003C	I2S/PCM TX2 Channel Select Register
I2S/PCM_TX3CHSEL	0x0040	I2S/PCM TX3 Channel Select Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
I2S/PCM_TX0CHMAP0	0x0044	I2S/PCM TX0 Channel Mapping Register0
I2S/PCM_TX0CHMAP1	0x0048	I2S/PCM TX0 Channel Mapping Register1
I2S/PCM_TX1CHMAP0	0x004C	I2S/PCM TX1 Channel Mapping Register0
I2S/PCM_TX1CHMAP1	0x0050	I2S/PCM TX1 Channel Mapping Register1
I2S/PCM_TX2CHMAP0	0x0054	I2S/PCM TX2 Channel Mapping Register0
I2S/PCM_TX2CHMAP1	0x0058	I2S/PCM TX2 Channel Mapping Register1
I2S/PCM_TX3CHMAP0	0x005C	I2S/PCM TX3 Channel Mapping Register0
I2S/PCM_TX3CHMAP1	0x0060	I2S/PCM TX3 Channel Mapping Register1
I2S/PCM_RXCHSEL	0x0064	I2S/PCM RX Channel Select Register
I2S/PCM_RXCHMAP0	0x0068	I2S/PCM RX Channel Mapping Register0
I2S/PCM_RXCHMAP1	0x006C	I2S/PCM RX Channel Mapping Register1
I2S/PCM_RXCHMAP2	0x0070	I2S/PCM RX Channel Mapping Register2
I2S/PCM_RXCHMAP3	0x0074	I2S/PCM RX Channel Mapping Register3

14.2.7 Register Description

14.2.7.1 0x0000 I2S/PCM Control Register (Default Value: 0x0006_0000)

Offset: 0x0000			Register Name: I2S/PCM_CTL
Bit	Read/Write	Default/Hex	Description
31:22	/	/	/
21	R/W	0x0	RX_SYNC_EN_START Only if RX_SYNC_EN set 1,RX_SYNC_EN_START can take effect. Audiocodec /I2S0/I2S1/ DMIC /OWA RX Synchronize Enable Start. 0: Disable 1: Enable
20	R/W	0x0	RX_SYNC_EN I2S RX Synchronize Enable. 0: Disable 1: Enable
19	/	/	/
18	R/W	0x1	BCLK_OUT Bit Clock Direction Select 0: Input 1: Output
17	R/W	0x1	LRCK_OUT LR Clock Direction Select 0: Input 1: Output
16:12	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: I2S/PCM_CTL
Bit	Read/Write	Default/Hex	Description
11	R/W	0x0	DOUT3_EN Data3 Output Enable 0: Disable, Hi-Z State 1: Enable
10	R/W	0x0	DOUT2_EN Data2 Output Enable 0: Disable, Hi-Z State 1: Enable
9	R/W	0x0	DOUT1_EN Data1 Output Enable 0: Disable, Hi-Z State 1: Enable
8	R/W	0x0	DOUT0_EN Data0 Output Enable 0: Disable, Hi-Z State 1: Enable
7	/	/	/
6	R/W	0x0	DOUT_MUTE_EN Data Output Mute Enable 0: Normal Transfer 1: Force DOUT to Output 0
5:4	R/W	0x0	MODE_SEL Mode Selection 0: PCM Mode (offset 0: Long Frame; offset 1: Short Frame) 1: Left Mode (offset 0: LJ Mode; offset 1: I2S Mode) 2: Right-Justified Mode 3: Reserved
3	R/W	0x0	LOOP Loop Back Test 0: Normal Mode 1: Loop Back Test When Set '1' , Connecting the DOUT with the DIN.
2	R/W	0x0	TXEN Transmitter Block Enable 0: Disable 1: Enable
1	R/W	0x0	RXEN Receiver Block Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: I2S/PCM_CTL
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	GEN Globe Enable A disable on this bit overrides any other block or channel enables. 0: Disable 1: Enable

14.2.7.2 0x0004 I2S/PCM Format Register 0(Default Value: 0x0000_0033)

Offset: 0x0004			Register Name: I2S/PCM_FMT0
Bit	Read/Write	Default/Hex	Description
31	/	/	/
30	R/W	0x0	LRCK_WIDTH (Only Apply in PCM Mode) LRCK Width 0: LRCK = 1 BCLK Width (Short Frame) 1: LRCK = 2 BCLK Width (Long Frame)
29:20	/	/	/
19	R/W	0x0	LRCK_POLARITY When Apply in I2S / Left-Justified / Right-Justified Mode: 0: Left Channel When LRCK is Low 1: Left Channel When LRCK is High When Apply in PCM Mode: 0: PCM LRCK Asserted at the Negative Edge 1: PCM LRCK Asserted at the Positive Edge
18	/	/	/
17:8	R/W	0x0	LRCK_PERIOD It is used to program the number of BCLKs per channel of sample frame. This value is interpreted as follow: PCM Mode: Number of BCLKs within (Left + Right) channel width. I2S / Left-Justified / Right-Justified Mode: Number of BCLKs within each individual channel width (Left or Right) . N+1 For example: N = 7: 8 BCLKs width ... N = 1023: 1024 BCLKs width

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: I2S/PCM_FMT0
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	BCLK_POLARITY BCLK Polarity Select 0: Normal Mode, DOUT Drive Data at Negative Edge 1: Invert Mode, DOUT Drive Data at Positive Edge
6:4	R/W	0x3	SR Sample Resolution 000: Reserved 001: 8-bit 010: 12-bit 011: 16-bit 100: 20-bit 101: 24-bit 110: 28-bit 111: 32-bit
3	R/W	0x0	EDGE_TRANSFER Edge Transfer 0: DOUT Drive Data and DIN Sample Data at the Different BCLK Edge 1: DOUT Drive Data and DIN Sample Data at the Same BCLK Edge BCLK_POLARITY = 0, EDGE_TRANSFER = 0, DIN Sample Data at Positive Edge; BCLK_POLARITY = 0, EDGE_TRANSFER = 1, DIN Sample Data at Negative Edge; BCLK_POLARITY = 1, EDGE_TRANSFER = 0, DIN Sample Data at Negative Edge; BCLK_POLARITY = 1, EDGE_TRANSFER = 1, DIN Sample Data at Positive Edge.
2:0	R/W	0x3	SW Slot Width Select 000: Reserved 001: 8-bit 010: 12-bit 011: 16-bit 100: 20-bit 101: 24-bit 110: 28-bit 111: 32-bit

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.2.7.3 0x0008 I2S/PCM Format Register 1(Default Value: 0x0000_0030)

Offset: 0x0008			Register Name: I2S/PCM_FMT1
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	RX_MLS MSB / LSB First Select 0: MSB First 1: LSB First
6	R/W	0x0	TX_MLS MSB / LSB First Select 0: MSB First 1: LSB First
5:4	R/W	0x3	SEXT Sign Extend in Slot [Sample Resolution < Slot Width] 00: Zeros or Audio Gain Padding at LSB Position 01: Sign Extension at MSB Position 10: Reserved 11: Transfer 0 after each Sample in each Slot
3:2	R/W	0x0	RX_PDM PCM Data Mode 00: Linear PCM 01: Reserved 10: 8-bits u-law 11: 8-bits A-law
1:0	R/W	0x0	TX_PDM PCM Data Mode 00: Linear PCM 01: Reserved 10: 8-bits u-law 11: 8-bits A-law

14.2.7.4 0x000C I2S/PCM Interrupt Status Register (Default Value: 0x0000_0010)

Offset: 0x000C			Register Name: I2S/PCM_ISTA
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6	R/W1C	0x0	TXU_INT TXFIFO Underrun Pending Interrupt 0: No Pending Interrupt 1: TXFIFO Underrun Pending Interrupt Write ‘1’ to clear this interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: I2S/PCM_ISTA
Bit	Read/Write	Default/Hex	Description
5	R/W1C	0x0	TXO_INT TXFIFO Overrun Pending Interrupt 0: No Pending Interrupt 1: TXFIFO Overrun Pending Interrupt Write '1' to clear this interrupt.
4	R	0x1	TXE_INT TXFIFO Empty Pending Interrupt 0: No Pending IRQ 1: TXFIFO Empty Pending Interrupt When Data in TXFIFO are Less than TX Trigger Level
3	/	/	/
2	R/W1C	0x0	RXU_INT RXFIFO Underrun Pending Interrupt 0: No Pending Interrupt 1: RXFIFO Underrun Pending Interrupt Write '1' to clear this interrupt.
1	R/W1C	0x0	RXO_INT RXFIFO Overrun Pending Interrupt 0: No Pending IRQ 1: RXFIFO Overrun Pending IRQ Write '1' to clear this interrupt.
0	R	0x0	RXA_INT RXFIFO Data Available Pending Interrupt 0: No Pending IRQ 1: Data Available Pending IRQ When Data in RXFIFO are More than RX Trigger Level

14.2.7.5 0x0010 I2S/PCM RXFIFO Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: I2S/PCM_RXFIFO
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RX_DATA RX Sample Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample.

14.2.7.6 0x0014 I2S/PCM FIFO Control Register (Default Value: 0x0004_00F0)

Offset: 0x0014			Register Name: I2S/PCM_FCTL
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: I2S/PCM_FCTL
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HUB_EN Audio Hub Enable Only if TXEN set 1,HUB_EN can take effect. Audiocodec / I2S0/I2S1/OWA TXFIFO Hub Enable. 0 : Disable 1 : Enable
30:26	/	/	/
25	R/WAC	0x0	FTX Flush TX FIFO Write '1' to flush TXFIFO, self clear to '0'.
24	R/WAC	0x0	FRX Flush RX FIFO Write '1' to flush RXFIFO, self clear to '0'.
23:19	/	/	/
18:12	R/W	0x40	TXTL TXFIFO Empty Trigger Level Interrupt and DMA request trigger level for TXFIFO normal condition. Trigger Level = TXTL
11:10	/	/	/
9:4	R/W	0xF	RXTL RXFIFO Trigger Level Interrupt and DMA request trigger level for RXFIFO normal condition. Trigger Level = RXTL + 1
3	/	/	/
2	R/W	0x0	TXIM TXFIFO Input Mode (Mode 0, 1) 0: Valid Data at the MSB of TXFIFO Register 1: Valid Data at the LSB of TXFIFO Register Example for 20-bits Transmitted Audio Sample: Mode 0: TXFIFO[31:0] = {APB_WDATA[31:12], 12'h0} Mode 1: TXFIFO[31:0] = {APB_WDATA[19:0], 12'h0}

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: I2S/PCM_FCTL
Bit	Read/Write	Default/Hex	Description
1:0	R/W	0x0	RXOM RXFIFO Output Mode (Mode 0, 1, 2, 3) 00: Expanding '0' at LSB of RXFIFO Register 01: Expanding Received Sample Sign Bit at MSB of RXFIFO Register 10: Truncating Received Samples at High Half-word of RXFIFO Register and Low Half-word of RXFIFO Register is Filled by '0' 11: Truncating Received Samples at Low Half-word of RXFIFO Register and High Half-word of RXFIFO Register is Expanded by Its Sign Bit Example for 20-bits Received Audio Sample: Mode 0: APB_RDATA[31:0] = {RXFIFO[31:12], 12'h0} Mode 1: APB_RDATA[31:0] = {12{RXFIFO[31]}, RXFIFO[31:12]} Mode 2: APB_RDATA [31:0] = {RXFIFO[31:16], 16'h0} Mode 3: APB_RDATA[31:0] = {16{RXFIFO[31], RXFIFO[31:16]}

14.2.7.7 0x0018 I2S/PCM FIFO Status Register (Default Value: 0x1080_0080)

Offset: 0x0018			Register Name: I2S/PCM_FSTA
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28	R	0x1	TXE TXFIFO Empty 0: No Room for New Sample in TXFIFO 1: More than One Room for New Sample in TXFIFO (>= 1 Word)
27:24	/	/	/
23:16	R	0x80	TXE_CNT TXFIFO Empty Space Word Counter
15:9	/	/	/
8	R	0x0	RXA RXFIFO Available 0: No Available Data in RXFIFO 1: More than One Sample in RXFIFO (>= 1 Word)
7	R	0x1	PLACE_HOLDER NO Meaning

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: I2S/PCM_FSTA
Bit	Read/Write	Default/Hex	Description
6:0	R	0x0	RXA_CNT RXFIFO Available Sample Word Counter

14.2.7.8 0x001C I2S/PCM DMA And Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: I2S/PCM_INT
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	TX_DRQ TXFIFO Empty DRQ Enable 0: Disable 1: Enable
6	R/W	0x0	TXUI_EN TXFIFO Underrun Interrupt Enable 0: Disable 1: Enable
5	R/W	0x0	TXOI_EN TXFIFO Overrun Interrupt Enable 0: Disable 1: Enable When set to '1', an interrupt happens when writing new audio data if TXFIFO is full.
4	R/W	0x0	TXEI_EN TXFIFO Empty Interrupt Enable 0: Disable 1: Enable
3	R/W	0x0	RX_DRQ RXFIFO Data Available DRQ Enable 0: Disable 1: Enable When set to '1', RXFIFO DMA request line is asserted if data is available in RXFIFO.
2	R/W	0x0	RXUI_EN RXFIFO Underrun Interrupt Enable 0: Disable 1: Enable
1	R/W	0x0	RXOI_EN RXFIFO Overrun Interrupt Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x001C			Register Name: I2S/PCM_INT
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	RXAI_EN RXFIFO Data Available Interrupt Enable 0: Disable 1: Enable

14.2.7.9 0x0020 I2S/PCM TXFIFO Register(Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: I2S/PCM_TXFIFO
Bit	Read/Write	Default/Hex	Description
31:0	W	0x0	TX_DATA TX Sample Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample.

14.2.7.10 0x0024 I2S/PCM Clock Divide Register(Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: I2S/PCM_CLKD
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8	R/W	0x0	MCLKO_EN MCLK Out Enable 0: Disable MCLK Output 1: Enable MCLK Output Notes: Whether in Slave or Master mode, when this bit is set to '1', MCLK should be output.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0024			Register Name: I2S/PCM_CLKD
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0x0	BCLKDIV BCLK Divide Ratio from PLL_AUDIO 0000: Reserved 0001: Divide by 1 0010: Divide by 2 0011: Divide by 4 0100: Divide by 6 0101: Divide by 8 0110: Divide by 12 0111: Divide by 16 1000: Divide by 24 1001: Divide by 32 1010: Divide by 48 1011: Divide by 64 1100: Divide by 96 1101: Divide by 128 1110: Divide by 176 1111: Divide by 192
3:0	R/W	0x0	MCLKDIV MCLK Divide Ratio from PLL_AUDIO 0000: Reserved 0001: Divide by 1 0010: Divide by 2 0011: Divide by 4 0100: Divide by 6 0101: Divide by 8 0110: Divide by 12 0111: Divide by 16 1000: Divide by 24 1001: Divide by 32 1010: Divide by 48 1011: Divide by 64 1100: Divide by 96 1101: Divide by 128 1110: Divide by 176 1111: Divide by 192

14.2.7.11 0x0028 I2S/PCM TX Sample Counter Register(Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: I2S/PCM_TXCNT
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0028			Register Name: I2S/PCM_TXCNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TX_CNT TX Sample Counter The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value.

14.2.7.12 0x002C I2S/PCM RX Sample Counter Register(Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: I2S/PCM_RXCNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RX_CNT RX Sample Counter The audio sample number of writing into RXFIFO. When one sample is written by Digital Audio Engine, the RX sample counter register increases by one. The RX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value.

14.2.7.13 0x0030 I2S/PCM Channel Configuration Register(Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: I2S/PCM_CHCFG
Bit	Read/Write	Default/Hex	Description
31:10	/	/	/
9	R/W	0x0	TX_SLOT_HIZ TX Slot Value in Half Cycle of BCLK 0: Normal Mode for the Last Half Cycle of BCLK in the Slot 1: Turn to Hi-Z State for the Last Half Cycle of BCLK in the Slot
8	R/W	0x0	TX_STATE The state of transmission line When there is No Transmission 0: Transfer Level 0 When Not Transferring Slot 1: Turn to Hi-Z State (TDM) When Not Transferring Slot

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: I2S/PCM_CHCFG
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0x0	RX_SLOT_NUM RX Channel/Slot Number Which between CPU/DMA and RXFIFO 0: 1 Channel or Slot ... 7: 8 Channels or Slots 8: 9 Channels or Slots ... 15:16 Channels or Slots
3:0	R/W	0x0	TX_SLOT_NUM TX Channel/Slot Number Which between CPU/DMA and TXFIFO 0: 1 Channel or Slot ... 7: 8 Channels or Slots 8: 9 Channels or Slots ... 15:16 Channels or Slots

14.2.7.14 0x0034 I2S/PCM TX0 Channel Select Register(Default Value: 0x0000_0000)

Offset: 0x0034			Register Name: I2S/PCM_TX0CHSEL
Bit	Read/Write	Default/Hex	Description
31:22	/	/	/
21:20	R/W	0x0	TX0_OFFSET TX0 offset Tune, TX0 Data offset to LRCK 0: No offset n: Data is offset by n BCLKs to LRCK
19:16	R/W	0x0	TX0_CHSEL TX0 Channel (Slot) Number Select for each Output 0: 1 Channel / Slot ... 7: 8 Channels / Slots 8: 9 Channels / Slots ... 15: 16 Channels / Slots

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0034			Register Name: I2S/PCM_TX0CHSEL
Bit	Read/Write	Default/Hex	Description
15:0	R/W	0x0	TX0_CHEN TX0 Channel (Slot) Enable, bit[15:0] Refer to Slot [15:0]. When One or More Slot(s) is(are) Disabled, the Affected Slot(s) is(are) Set to Disable State. 0: Disable 1: Enable

14.2.7.15 0x0038 I2S/PCM TX1 Channel Select Register(Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: I2S/PCM_TX1CHSEL
Bit	Read/Write	Default/Hex	Description
31:22	/	/	/
21:20	R/W	0x0	TX1_OFFSET TX1 offset Tune, TX1 Data offset to LRCK 0: No offset n: Data is offset by n BCLKs to LRCK
19:16	R/W	0x0	TX1_CHSEL TX1 Channel (Slot) Number Select for each Output 0: 1 Channel / Slot ... 7: 8 Channels / Slots 8: 9 Channels / Slots ... 15: 16 Channels / Slots
15:0	R/W	0x0	TX1_CHEN TX1 Channel (Slot) Enable, bit[15:0] Refer to Slot [15:0]. When One or More Slot(s) is(are) Disabled, the Affected Slot(s) is(are) Set to Disable State. 0: Disable 1: Enable

14.2.7.16 0x003C I2S/PCM TX2 Channel Select Register(Default Value: 0x0000_0000)

Offset: 0x003C			Register Name: I2S/PCM_TX2CHSEL
Bit	Read/Write	Default/Hex	Description
31:22	/	/	/
21:20	R/W	0x0	TX2_OFFSET TX2 offset Tune, TX2 Data offset to LRCK 0: No offset n: Data is offset by n BCLKs to LRCK

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x003C			Register Name: I2S/PCM_TX2CHSEL
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0x0	TX2_CHSEL TX2 Channel (Slot) Number Select for each Output 0: 1 Channel / Slot ... 7: 8 Channels / Slots 8: 9 Channels / Slots ... 15: 16 Channels / Slots
15:0	R/W	0x0	TX2_CHEN TX2 Channel (Slot) Enable, bit[15:0] Refer to Slot [15:0]. When One or More Slot(s) is(are) Disabled, the Affected Slot(s) is(are) Set to Disable State. 0: Disable 1: Enable

14.2.7.17 0x0040 I2S/PCM TX3 Channel Select Register(Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: I2S/PCM_TX3CHSEL
Bit	Read/Write	Default/Hex	Description
31:22	/	/	/
21:20	R/W	0x0	TX3_OFFSET TX3 offset Tune, TX Data offset to LRCK 0: No offset n: Data is offset by n BCLKs to LRCK
19:16	R/W	0x0	TX3_CHSEL TX3 Channel (Slot) Number Select for each Output 0: 1 Channel / Slot ... 7: 8 Channels / Slots 8: 9 Channels / Slots ... 15: 16 Channels / Slots
15:0	R/W	0x0	TX3_CHEN TX3 Channel (Slot) Enable, bit[15:0] Refer to Slot [15:0]. When One or More Slot(s) is(are) Disabled, the Affected Slot(s) is(are) Set to Disable State. 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.2.7.18 0x0044 I2S/PCM TX0 Channel Mapping Register0(Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: I2S/PCM_TX0CHMAP0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	TX0_CH15_MAP TX0 Channel 15 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
27:24	R/W	0x0	TX0_CH14_MAP TX0 Channel 14 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th sample
23:20	R/W	0x0	TX0_CH13_MAP TX0 Channel 13 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
19:16	R/W	0x0	TX0_CH12_MAP TX0 Channel 12 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:12	R/W	0x0	TX0_CH11_MAP TX0 Channel 11 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0044			Register Name: I2S/PCM_TX0CHMAP0
Bit	Read/Write	Default/Hex	Description
11:8	R/W	0x0	TX0_CH10_MAP TX0 Channel 10 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:4	R/W	0x0	TX0_CH9_MAP TX0 Channel 9 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
3:0	R/W	0x0	TX0_CH8_MAP TX0 Channel 8 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

14.2.7.19 0x0048 I2S/PCM TX0 Channel Mapping Register1(Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: I2S/PCM_TX0CHMAP1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	TX0_CH7_MAP TX0 Channel 7 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0048			Register Name: I2S/PCM_TX0CHMAP1
Bit	Read/Write	Default/Hex	Description
27:24	R/W	0x0	TX0_CH6_MAP TX0 Channel 6 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
23:20	R/W	0x0	TX0_CH5_MAP TX0 Channel 5 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
19:16	R/W	0x0	TX0_CH4_MAP TX0 Channel 4 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:12	R/W	0x0	TX0_CH3_MAP TX0 Channel 3 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
11:8	R/W	0x0	TX0_CH2_MAP TX0 Channel 2 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0048			Register Name: I2S/PCM_TX0CHMAP1
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0x0	TX0_CH1_MAP TX0 Channel 1 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
3:0	R/W	0x0	TX0_CH0_MAP TX0 Channel 0 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

14.2.7.20 0x004C I2S/PCM TX1 Channel Mapping Register0(Default Value: 0x0000_0000)

Offset: 0x004C			Register Name: I2S/PCM_TX1CHMAP0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	TX1_CH15_MAP TX1 Channel 15 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
27:24	R/W	0x0	TX1_CH14_MAP TX1 Channel 14 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x004C			Register Name: I2S/PCM_TX1CHMAP0
Bit	Read/Write	Default/Hex	Description
23:20	R/W	0x0	TX1_CH13_MAP TX1 Channel 13 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
19:16	R/W	0x0	TX1_CH12_MAP TX1 Channel 12 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:12	R/W	0x0	TX1_CH11_MAP TX1 Channel 11 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th sample
11:8	R/W	0x0	TX1_CH10_MAP TX1 Channel 10 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:4	R/W	0x0	TX1_CH9_MAP TX1 Channel 9 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x004C			Register Name: I2S/PCM_TX1CHMAP0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0x0	TX1_CH8_MAP TX1 Channel 8 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

14.2.7.21 0x0050 I2S/PCM TX1 Channel Mapping Register1(Default Value: 0x0000_0000)

Offset: 0x0050			Register Name: I2S/PCM_TX1CHMAP1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	TX1_CH7_MAP TX1 Channel 7 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
27:24	R/W	0x0	TX1_CH6_MAP TX1 Channel 6 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
23:20	R/W	0x0	TX1_CH5_MAP TX1 Channel 5 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0050			Register Name: I2S/PCM_TX1CHMAP1
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0x0	TX1_CH4_MAP TX1 Channel 4 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:12	R/W	0x0	TX1_CH3_MAP TX1 Channel 3 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
11:8	R/W	0x0	TX1_CH2_MAP TX1 Channel 2 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:4	R/W	0x0	TX1_CH1_MAP TX1 Channel 1 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
3:0	R/W	0x0	TX1_CH0_MAP TX1 Channel 0 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.2.7.22 0x0054 I2S/PCM TX2 Channel Mapping Register0(Default Value: 0x0000_0000)

Offset: 0x0054			Register Name: I2S/PCM_TX2CHMAP0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	TX2_CH15_MAP TX2 Channel 15 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
27:24	R/W	0x0	TX2_CH14_MAP TX2 Channel 14 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th sample
23:20	R/W	0x0	TX2_CH13_MAP TX2 Channel 13 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
19:16	R/W	0x0	TX2_CH12_MAP TX2 Channel 12 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:12	R/W	0x0	TX2_CH11_MAP TX2 Channel 11 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0054			Register Name: I2S/PCM_TX2CHMAP0
Bit	Read/Write	Default/Hex	Description
11:8	R/W	0x0	TX2_CH10_MAP TX2 Channel 10 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:4	R/W	0x0	TX2_CH9_MAP TX2 Channel 9 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
3:0	R/W	0x0	TX2_CH8_MAP TX2 Channel 8 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

14.2.7.23 0x0058 I2S/PCM TX2 Channel Mapping Register1(Default Value: 0x0000_0000)

Offset: 0x0058			Register Name: I2S/PCM_TX2CHMAP1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	TX2_CH7_MAP TX2 Channel 7 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0058			Register Name: I2S/PCM_TX2CHMAP1
Bit	Read/Write	Default/Hex	Description
27:24	R/W	0x0	TX2_CH6_MAP TX2 Channel 6 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
23:20	R/W	0x0	TX2_CH5_MAP TX2 Channel 5 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
19:16	R/W	0x0	TX2_CH4_MAP TX2 Channel 4 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:12	R/W	0x0	TX2_CH3_MAP TX2 Channel 3 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
11:8	R/W	0x0	TX2_CH2_MAP TX2 Channel 2 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0058			Register Name: I2S/PCM_TX2CHMAP1
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0x0	TX2_CH1_MAP TX2 Channel 1 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
3:0	R/W	0x0	TX2_CH0_MAP TX2 Channel 0 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

14.2.7.24 0x005C I2S/PCM TX3 Channel Mapping Register0(Default Value: 0x0000_0000)

Offset: 0x005C			Register Name: I2S/PCM_TX3CHMAP0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	TX3_CH15_MAP TX3 Channel 15 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
27:24	R/W	0x0	TX3_CH14_MAP TX3 Channel 14 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x005C			Register Name: I2S/PCM_TX3CHMAP0
Bit	Read/Write	Default/Hex	Description
23:20	R/W	0x0	TX3_CH13_MAP TX3 Channel 13 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
19:16	R/W	0x0	TX3_CH12_MAP TX3 Channel 12 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:12	R/W	0x0	TX3_CH11_MAP TX3 Channel 11 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th sample
11:8	R/W	0x0	TX3_CH10_MAP TX3 Channel 10 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:4	R/W	0x0	TX3_CH9_MAP TX3 Channel 9 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x005C			Register Name: I2S/PCM_TX3CHMAP0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0x0	TX3_CH8_MAP TX3 Channel 8 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

14.2.7.25 0x0060 I2S/PCM TX3 Channel Mapping Register1(Default Value: 0x0000_0000)

Offset: 0x0060			Register Name: I2S/PCM_TX3CHMAP1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	TX3_CH7_MAP TX3 Channel 7 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
27:24	R/W	0x0	TX3_CH6_MAP TX3 Channel 6 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
23:20	R/W	0x0	TX3_CH5_MAP TX3 Channel 5 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0060			Register Name: I2S/PCM_TX3CHMAP1
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0x0	TX3_CH4_MAP TX3 Channel 4 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:12	R/W	0x0	TX3_CH3_MAP TX3 Channel 3 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
11:8	R/W	0x0	TX3_CH2_MAP TX3 Channel 2 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:4	R/W	0x0	TX3_CH1_MAP TX3 Channel 1 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
3:0	R/W	0x0	TX3_CH0_MAP TX3 Channel 0 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.2.7.26 0x0064 I2S/PCM RX Channel Select Register(Default Value: 0x0000_0000)

Offset: 0x0064			Register Name: I2S/PCM_RXCHSEL
Bit	Read/Write	Default/Hex	Description
31:22	/	/	/
21:20	R/W	0x0	RX_OFFSET RX offset Tune, RX Data offset to LRCK 0: No offset n: Data is offset by n BCLKs to LRCK
19:16	R/W	0x0	RX_CHSEL RX Channel (Slot) Number Select for Input 0: 1 Channel / Slot ... 7: 8 Channels / Slots 8: 9 Channels / Slots ... 15: 16 Channels / Slots
15:0	/	/	/

14.2.7.27 0x0068 I2S/PCM RX Channel Mapping Register0(Default Value: 0x0000_0000)

Offset: 0x0068			Register Name: I2S/PCM_RXCHMAP0
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x0	RX_CH15_SELECT Rx channel 15 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
27:24	R/W	0x0	RX_CH15_MAP RX Channel 15 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
23:22	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0068			Register Name: I2S/PCM_RXCHMAP0
Bit	Read/Write	Default/Hex	Description
21:20	R/W	0x0	RX_CH14_SELECT Rx channel 14 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
19:16	R/W	0x0	RX_CH14_MAP RX Channel 14 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:14	/	/	/
13:12	R/W	0x0	RX_CH13_SELECT Rx channel 13 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
11:8	R/W	0x0	RX_CH13_MAP RX Channel 13 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:6	/	/	/
5:4	R/W	0x0	RX_CH12_SELECT Rx channel 12 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0068			Register Name: I2S/PCM_RXCHMAP0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0x0	RX_CH12_MAP RX Channel 12 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

14.2.7.28 0x006C I2S/PCM RX Channel Mapping Register1(Default Value: 0x0000_0000)

Offset: 0x006C			Register Name: I2S/PCM_RXCHMAP1
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x0	RX_CH11_SELECT Rx channel 11 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
27:24	R/W	0x0	RX_CH11_MAP RX Channel 11 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
23:22	/	/	/
21:20	R/W	0x0	RX_CH10_SELECT Rx channel 10 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x006C			Register Name: I2S/PCM_RXCHMAP1
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0x0	RX_CH10_MAP RX Channel 10 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:14	/	/	/
13:12	R/W	0x0	RX_CH9_SELECT Rx channel 9 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
11:8	R/W	0x0	RX_CH9_MAP RX Channel 9 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:6	/	/	/
5:4	R/W	0x0	RX_CH8_SELECT Rx channel 8 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
3:0	R/W	0x0	RX_CH8_MAP RX Channel 8 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

14.2.7.29 0x0070 I2S/PCM RX Channel Mapping Register2(Default Value: 0x0000_0000)

Offset: 0x0070	Register Name: I2S/PCM_RXCHMAP2

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x0	RX_CH7_SELECT Rx channel 7 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
27:24	R/W	0x0	RX_CH7_MAP RX Channel 7 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
23:22	/	/	/
21:20	R/W	0x0	RX_CH6_SELECT Rx channel 6 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
19:16	R/W	0x0	RX_CH6_MAP RX Channel 6 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:14	/	/	/
13:12	R/W	0x0	RX_CH5_SELECT Rx channel 5 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

11: 8	R/W	0x0	RX_CH5_MAP RX Channel 5 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:6	/	/	/
5:4	R/W	0x0	RX_CH4_SELECT Rx channel 4 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
3:0	R/W	0x0	RX_CH4_MAP RX Channel 4 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

14.2.7.30 0x0074 I2S/PCM RX Channel Mapping Register3(Default Value: 0x0000_0000)

Offset: 0x0074			Register Name: I2S/PCM_RXCHMAP3
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x0	RX_CH3_SELECT Rx channel 4 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
27:24	R/W	0x0	RX_CH3_MAP RX Channel 3 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
23:22	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0074			Register Name: I2S/PCM_RXCHMAP3
Bit	Read/Write	Default/Hex	Description
21:20	R/W	0x0	RX_CH2_SELECT Rx channel 2 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
19:16	R/W	0x0	RX_CH2_MAP RX Channel 2 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
15:14	/	/	/
13:12	R/W	0x0	RX_CH1_SELECT Rx channel 1 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3
11:8	R/W	0x0	RX_CH1_MAP RX Channel 1 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample
7:6	/	/	/
5:4	R/W	0x0	RX_CH0_SELECT Rx channel 0 select 00: SDI0 01: SDI1 10: SDI2 11: SDI3

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0074			Register Name: I2S/PCM_RXCHMAP3
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0x0	RX_CH0_MAP RX Channel 0 Mapping 0: 1st Sample ... 7: 8th Sample 8: 9th Sample ... 15: 16th Sample

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.3 DMIC

14.3.1 Overview

The Digital MIC controller supports one 8-channel digital microphone interface and can output 128 fs or 64 fs (fs = ADC sample rate).

The DMIC controller includes the following features:

- Supports up to 8 channels
- Sample rate from 8 kHz to 48 kHz

14.3.2 Block Diagram

The following figure shows a block diagram of the DMIC.

Figure 14-22 DMIC Block Diagram



14.3.3 External Signals

The following table describes the external signals of DMIC.

Table 14-3 DMIC External Signals

Signal Name	Description	Type
DMIC-DATA[3:0]	Digital Microphone Data Input	I
DMIC-CLK	Digital Microphone Clock Output	O

14.3.4 Programming Guidelines

The software operation of the DMIC is divided into five steps: system setup, DMIC initialization, channel setup, DMA setup, and Enable/Disable module.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the flow chart of the whole operation, the system setup, and the DMIC initialization.

Figure 14-23 DMIC Operation Mode



14.3.4.1 System Setup and DMIC Initialization

The first step in the system setup is properly programming the GPIO because the DMIC port is a multiplex pin. For functions of the multiplex pins, refer to the Section 15.6 GPIO.

Perform the following steps for the clock source. Firstly, disable the PLL_AUDIO through PLL_AUDIOx Control Register[PLL_EN]. Secondly, set up the frequency of the PLL_AUDIO in PLL_AUDIOx Control Register. Then enable PLL_AUDIO. After that, enable the DMIC gating through DMIC_CLK_REG when you check out that the LOCK bit of PLL_AUDIOx Control Register becomes 1. At last, reset and enable the DMIC bus gating by DMIC_BGR_REG.

After the system setup, the register of DMIC can be setup. Firstly, initialize the DMIC. You should close the globe enable bit (DMIC_EN[8]), data channel enable bit (DMIC_EN[7:0]) by writing 0 to it. After that, flush the RXFIFO by writing 1 to DMIC_RXFIFO_CTR[31]. At last, you can clear the Data/RXFIFO counter by writing 1 to DMIC_RXFIFO_STA, DMIC_CNT.

14.3.4.2 Channel Setup and DMA Setup

You can set up the sample rate, the sample resolution, the over-sample rate, the channel number, the RXFIFO output mode, the RXFIFO trigger level, and so on. The setup of the register can be found in the specification.

The DMIC supports two methods to transfer the data. The most common way is DMA; the setup of DMA can be found in the Section 11 DMA. In this module, you just enable the DRQ.

14.3.4.3 Enabling and Disabling DMIC

Step 1 Enable the data channel enable bit (DMIC_EN[7:0]) by writing 1 to it.

Step 2 Enable DMIC by writing 1 to the Globe Enable bit (DMIC_EN[8]).

Step 3 Write 0 to DMIC_EN[8] to disable DMIC.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.3.5 Register List

Module Name	Base Address
DMIC	0x02031000

Register Name	Offset	Description
DMIC_EN	0x0000	DMIC Enable Control Register
DMIC_SR	0x0004	DMIC Sample Rate Register
DMIC_CTR	0x0008	DMIC Control Register
DMIC_DATA	0x0010	DMIC DATA Register
DMIC_INTC	0x0014	DMIC Interrupt Control Register
DMIC_INTS	0x0018	DMIC Interrupt Status Register
DMIC_RXFIFO_CTR	0x001C	DMIC RXFIFO Control Register
DMIC_RXFIFO_STA	0x0020	DMIC RXFIFO Status Register
DMIC_CH_NUM	0x0024	DMIC Channel Number Register
DMIC_CH_MAP	0x0028	DMIC Channel Mapping Register
DMIC_CNT	0x002C	DMIC Counter Register
DATA0_DATA1_VOL_CTR	0x0030	DATA0 and DATA1 Volume Control Register
DATA2_DATA3_VOL_CTR	0x0034	DATA2 and DATA3 Volume Control Register
HPF_EN_CTR	0x0038	High Pass Filter Enable Control Register
HPF_COEF_REG	0x003C	High Pass Filter Coef Register
HPF_GAIN_REG	0x0040	High Pass Filter Gain Register

14.3.6 Register Description

14.3.6.1 0x0000 DMIC Enable Control Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: DMIC_EN
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29	R/W	0x0	RX_SYNC_EN_START Audio Subsys RX Synchronize Enable Start Includes I2S0/I2S1/ DMIC/OWA. The bit will take effect only when RX_SYNC_EN is set to 1. 0: Disable 1: Enable
28	R/W	0x0	RX_SYNC_EN DMIC RX Synchronize Enable 0: Disable 1: Enable
27:9	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: DMIC_EN
Bit	Read/Write	Default/Hex	Description
8	R/W	0x0	GLOBE_EN DMIC Globe Enable 0: Disable 1: Enable
7	R/W	0x0	DATA3_CHR_EN DATA3 Right Channel Enable 0: Disable 1: Enable
6	R/W	0x0	DATA3_CHL_EN DATA3 Left Channel Enable 0: Disable 1: Enable
5	R/W	0x0	DATA2_CHR_EN DATA2 Right Channel Enable 0: Disable 1: Enable
4	R/W	0x0	DATA2_CHL_EN DATA2 Left Channel Enable 0: Disable 1: Enable
3	R/W	0x0	DATA1_CHR_EN DATA1 Right Channel Enable 0: Disable 1: Enable
2	R/W	0x0	DATA1_CHL_EN DATA1 Left Channel Enable 0: Disable 1: Enable
1	R/W	0x0	DATA0_CHR_EN DATA0 Right Channel Enable 0: Disable 1: Enable
0	R/W	0x0	DATA0_CHL_EN DATA0 Left Channel Enable 0: Disable 1: Enable

14.3.6.2 0x0004 DMIC Sample Rate Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: DMIC_SR
Bit	Read/Write	Default/Hex	Description

Draft Version ALLWINNER

Offset: 0x0004			Register Name: DMIC_SR
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2:0	R/W	0x0	DMIC_SR Sample Rate of DMIC 000: 48 kHz 010: 24 kHz 100: 12 kHz 110: Reserved 001: 32 kHz 011: 16 kHz 101: 8 kHz 111: Reserved 44.1 kHz/22.05 kHz/11.025 kHz can be supported by PLL_Audio Configure Bit.

14.3.6.3 0x0008 DMIC Control Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: DMIC_CTR
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:9	R/W	0x0	DMICFDT DMIC RXFIFO Delay Time for Writing Data after GLOBE_EN 00: 5 ms 01: 10 ms 10: 20 ms 11: 30 ms
8	R/W	0x0	DMICDFEN DMIC RXFIFO Delay Function for Writing Data after GLOBE_EN 0: Disable 1: Enable
7	R/W	0x0	DATA3_LR_SWAP_EN DATA3 Left Data and Right Data Swap Enable 0: Disable 1: Enable
6	R/W	0x0	DATA2_LR_SWAP_EN DATA2 Left Data and Right Data Swap Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: DMIC_CTR
Bit	Read/Write	Default/Hex	Description
5	R/W	0x0	DATA1_LR_SWAP_EN DATA1 Left Data and Right Data Swap Enable 0: Disable 1: Enable
4	R/W	0x0	DATA0_LR_SWAP_EN DATA0 Left Data and Right Data Swap Enable 0: Disable 1: Enable
3:1	/	/	/
0	R/W	0x0	DMIC_OS_Rate DMIC Oversample Rate 0: 128 (Supports 8 kHz to 24 kHz) 1: 64 (Supports 16 kHz to 48 kHz)

14.3.6.4 0x0010 DMIC DATA Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: DMIC_DATA
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	DMIC_DATA

14.3.6.5 0x0014 DMIC Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: DMIC_INTC
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	RXFIFO_DRQ_EN DMIC RXFIFO Data Available DRQ Enable 0: Disable 1: Enable
1	R/W	0x0	RXFIFO_OVERRUN_IRQ_EN DMIC RXFIFO Overrun IRQ Enable 0: Disable 1: Enable
0	R/W	0x0	DATA_IRQ_EN DMIC RXFIFO Data Available IRQ Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.3.6.6 0x0018 DMIC Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: DMIC_INTS
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W1C	0x0	RXFIFO_OVERRUN_IRQ_PENDING DMIC RXFIFO Overrun Pending Interrupt 0: No pending IRQ 1: RXFIFO overrun pending IRQ Writing '1' to clear this interrupt.
0	R/ W1C	0x0	RXFIFO_DATA_IRQ_PENDING DMIC RXFIFO Data Available Pending Interrupt 0: No pending IRQ 1: Data available pending IRQ Writing '1' to clear this interrupt or automatically clear if fifodeep >= rftlvl (RXFIFO Trigger Level).

14.3.6.7 0x001C DMIC RXFIFO Control Register (Default Value: 0x0000_0040)

Offset: 0x001C			Register Name: DMIC_RXFIFO_CTR
Bit	Read/Write	Default/Hex	Description
31	R/W1C	0x0	DMIC_RXFIFO_FLUSH DMIC RXFIFO Flush Writing '1' to flush RXFIFO, self-clear to '0'.
30:10	/	/	/
9	R/W	0x0	RXFIFO_MODE RXFIFO Output Mode (Mode 0, 1) 0: Expanding '0' at LSB of RXFIFO register 1: Expanding received sample sign bit at MSB of RXFIFO register For 24-bit received audio sample: Mode 0: APB_RDATA [31:0] = {RXFIFO_O [20:0], 11'h0} Mode 1: APB_RDATA [31:0] = {8{RXFIFO_O [20]}, RXFIFO_O [20:0], 3'h0} For 16-bit received audio sample: Mode 0: APB_RDATA [31:0] = {RXFIFO_O [20:5], 16'h0} Mode 1: APB_RDATA[31:0] = {16{RXFIFO_O[20]}, RXFIFO_O[20:5]}
8	R/W	0x0	SR Sample Resolution 0: 16-bit 1: 24- bit

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x001C			Register Name: DMIC_RXFIFO_CTR
Bit	Read/Write	Default/Hex	Description
7:0	R/W	0x40	RXFIFO_TRG_LEVEL RXFIFO Trigger Level (TRLV [7:0]) Interrupt and DMA request trigger level for DMIC RXFIFO normal condition IRQ/DRQ Generated when WLEVEL > TRLV [7:0]) Note: WLEVEL represents the number of valid samples in the DMIC RXFIFO

14.3.6.8 0x0020 DMIC RXFIFO Status Register (Default Value: 0x0000_0100)

Offset: 0x0020			Register Name: DMIC_RXFIFO_STA
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8	R	0x1	Reserved
7:0	R	0x0	DMIC_DATA_CNT DMIC RXFIFO Available Sample Word Counter

14.3.6.9 0x0024 DMIC Channel Number Register (Default Value: 0x0000_0001)

Offset: 0x0024			Register Name: DMIC_CH_NUM
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2:0	R/W	0x1	DMIC_CH_NUM DMIC enable channel numbers are (N + 1).

14.3.6.10 0x0028 DMIC Channel Mapping Register (Default Value: 0x7654_3210)

Offset: 0x0028			Register Name: DMIC_CH_MAP
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x7	DMIC_CH7_MAP DMIC Channel 7 Mapping 0000: DATA0 Left Channel 0001: DATA0 Right Channel 0010: DATA1 Left Channel 0011: DATA1 Right Channel 0100: DATA2 Left Channel 0101: DATA2 Right Channel 0110: DATA3 Left Channel 0111: DATA3 Right Channel

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0028			Register Name: DMIC_CH_MAP
Bit	Read/Write	Default/Hex	Description
27:24	R/W	0x6	DMIC_CH6_MAP DMIC Channel 6 Mapping 0000: DATA0 Left Channel 0001: DATA0 Right Channel 0010: DATA1 Left Channel 0011: DATA1 Right Channel 0100: DATA2 Left Channel 0101: DATA2 Right Channel 0110: DATA3 Left Channel 0111: DATA3 Right Channel
23:20	R/W	0x5	DMIC_CH5_MAP DMIC Channel 5 Mapping 0000: DATA0 Left Channel 0001: DATA0 Right Channel 0010: DATA1 Left Channel 0011: DATA1 Right Channel 0100: DATA2 Left Channel 0101: DATA2 Right Channel 0110: DATA3 Left Channel 0111: DATA3 Right Channel
19:16	R/W	0x4	DMIC_CH4_MAP DMIC Channel 4 Mapping 0000: DATA0 Left Channel 0001: DATA0 Right Channel 0010: DATA1 Left Channel 0011: DATA1 Right Channel 0100: DATA2 Left Channel 0101: DATA2 Right Channel 0110: DATA3 Left Channel 0111: DATA3 Right Channel
15:12	R/W	0x3	DMIC_CH3_MAP DMIC Channel 3 Mapping 0000: DATA0 Left Channel 0001: DATA0 Right Channel 0010: DATA1 Left Channel 0011: DATA1 Right Channel 0100: DATA2 Left Channel 0101: DATA2 Right Channel 0110: DATA3 Left Channel 0111: DATA3 Right Channel

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0028			Register Name: DMIC_CH_MAP
Bit	Read/Write	Default/Hex	Description
11:8	R/W	0x2	DMIC_CH2_MAP DMIC Channel 2 Mapping 0000: DATA0 Left Channel 0001: DATA0 Right Channel 0010: DATA1 Left Channel 0011: DATA1 Right Channel 0100: DATA2 Left Channel 0101: DATA2 Right Channel 0110: DATA3 Left Channel 0111: DATA3 Right Channel
7:4	R/W	0x1	DMIC_CH1_MAP DMIC Channel 1 Mapping 0000: DATA0 Left Channel 0001: DATA0 Right Channel 0010: DATA1 Left Channel 0011: DATA1 Right Channel 0100: DATA2 Left Channel 0101: DATA2 Right Channel 0110: DATA3 Left Channel 0111: DATA3 Right Channel
3:0	R/W	0x0	DMIC_CH0_MAP DMIC Channel0 Mapping 0000: DATA0 Left Channel 0001: DATA0 Right Channel 0010: DATA1 Left Channel 0011: DATA1 Right Channel 0100: DATA2 Left Channel 0101: DATA2 Right Channel 0110: DATA3 Left Channel 0111: DATA3 Right Channel

14.3.6.11 0x002C DMIC Counter Register (Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: DMIC_CNT
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x002C			Register Name: DMIC_CNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	DMIC_CNT RX Sample Counter The audio sample number of writing into RXFIFO. When one sample is read by DMA or by host IO (example: MAD), the RX sample counter register increases by one. The RX sample counter register can be set to any initial valve at any time. After being updated by the initial value, the counter register should count on the base of this initial value. Note: It is used for Audio/Video Synchronization.

14.3.6.12 0x0030 DATA0 and DATA1 Volume Control Register (Default Value: 0xA0A0_A0A0)

Offset: 0x0030			Register Name: DATA0_DATA1_VOL_CTR
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0xA0	DATA1L_VOL Data1 Left Channel Volume Control (-119.25 dB to 71.25 dB, 0.75 dB/Step) 0x00: Mute 0x01: -119.25 dB ... 0x9F: -0.75 dB 0xA0: 0 dB 0xA1: 0.75 dB ... 0xFF: 71.25 dB
23:16	R/W	0xA0	DATA1R_VOL Data1 Right Channel Volume Control (-119.25 dB to 71.25 dB, 0.75 dB/Step) 0x00: Mute 0x01: -119.25 dB ... 0x9F: -0.75 dB 0xA0: 0 dB 0xA1: 0.75 dB ... 0xFF: 71.25 dB

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: DATA0_DATA1_VOL_CTR
Bit	Read/Write	Default/Hex	Description
15:8	R/W	0xA0	DATA0L_VOL Data0 Left Channel Volume Control (-119.25 dB to 71.25 dB, 0.75 dB/Step) 0x00: Mute 0x01: -119.25 dB ... 0x9F: -0.75 dB 0xA0: 0 dB 0xA1: 0.75 dB ... 0xFF: 71.25 dB
7:0	R/W	0xA0	DATA0R_VOL Data0 Right Channel Volume Control (-119.25 dB to 71.25 dB, 0.75 dB/Step) 0x00: Mute 0x01: -119.25 dB ... 0x9F: -0.75 dB 0xA0: 0 dB 0xA1: 0.75 dB ... 0xFF: 71.25 dB

14.3.6.13 0x0034 DATA2 and DATA3 Volume Control Register (Default Value: 0xA0A0_A0A0)

Offset: 0x0034			Register Name: DATA2_DATA3_VOL_CTR
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0xA0	DATA3L_VOL Data3 Left Channel Volume Control (-119.25 dB to 71.25 dB, 0.75 dB/Step) 0x00: Mute 0x01: -119.25 dB ... 0x9F: -0.75 dB 0xA0: 0 dB 0xA1: 0.75 dB ... 0xFF: 71.25 dB

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0034			Register Name: DATA2_DATA3_VOL_CTR
Bit	Read/Write	Default/Hex	Description
23:16	R/W	0xA0	DATA3R_VOL Data3 Right Channel Volume Control (-119.25 dB to 71.25 dB, 0.75 dB/Step) 0x00: Mute 0x01: -119.25 dB ... 0x9F: -0.75 dB 0xA0: 0 dB 0xA1: 0.75 dB ... 0xFF: 71.25 dB
15:8	R/W	0xA0	DATA2L_VOL Data2 Left Channel Volume Control (-119.25 dB to 71.25 dB, 0.75 dB/Step) 0x00: Mute 0x01: -119.25 dB ... 0x9F: -0.75 dB 0xA0: 0 dB 0xA1: 0.75 dB ... 0xFF: 71.25 dB
7:0	R/W	0xA0	DATA2R_VOL Data2 Right Channel Volume Control (-119.25 dB to 71.25 dB, 0.75 dB/Step) 0x00: Mute 0x01: -119.25 dB ... 0x9F: -0.75 dB 0xA0: 0 dB 0xA1: 0.75 dB ... 0xFF: 71.25 dB

14.3.6.14 0x0038 High Pass Filter Enable Control Register (Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: HPF_EN_CTR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0038			Register Name: HPF_EN_CTR
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	HPF_DATA3_CHR_EN High Pass Filter DATA3 Right Channel Enable 0: Disable 1: Enable
6	R/W	0x0	HPF_DATA3_CHL_EN High Pass Filter DATA3 Left Channel Enable 0: Disable 1: Enable
5	R/W	0x0	HPF_DATA2_CHR_EN High Pass Filter DATA2 Right Channel Enable 0: Disable 1: Enable
4	R/W	0x0	HPF_DATA2_CHL_EN High Pass Filter DATA2 Left Channel Enable 0: Disable 1: Enable
3	R/W	0x0	HPF_DATA1_CHR_EN High Pass Filter DATA1 Right Channel Enable 0: Disable 1: Enable
2	R/W	0x0	HPF_DATA1_CHL_EN High Pass Filter DATA1 Left Channel Enable 0: Disable 1: Enable
1	R/W	0x0	HPF_DATA0_CHR_EN High Pass Filter DATA0 Right Channel Enable 0: Disable 1: Enable
0	R/W	0x0	HPF_DATA0_CHL_EN High Pass Filter DATA0 Left Channel Enable 0: Disable 1: Enable

14.3.6.15 0x003C High Pass Filter Coef Register (Default Value: 0x00FF_AA45)

Offset: 0x003C			Register Name: HPF_COEF_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00FFAA45	HPF_COE High Pass Filter Coefficient

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.3.6.16 0x0040 High Pass Filter Gain Register (Default Value: 0x00FF_D522)

Offset: 0x0040			Register Name: HPF_GAIN_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00FFD522	HPF_GAIN High Pass Filter Gain

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.4 One Wire Audio (OWA)

14.4.1 Overview

The One Wire Audio (OWA) provides a serial bus interface for audio data. This interface is widely used for consumer audio connection.

The OWA includes the following features:

- One OWA TX and One OWA RX
- Compliance with S/PDIF interface
- Compatible with standard IEC-60958 and IEC-61937
- IEC-60958 supports data formats: 16 bits, 20 bits, and 24 bits
- TXFIFO and RXFIFO
  - One 128×24bits TXFIFO and one 64×24bits RXFIFO for audio data transfer
  - Programmable FIFO thresholds
- Supports TX/RX DMA slave interface
- Multiple function clock
  - Separate clock for OWA TX and OWA RX
  - OWA TX function clock includes a series of 24.576MHz/49.152MHz and 22.579MHz frequency (TX function clock 49.152MHz support ample rate 384KHz)
  - OWA RX function clock includes a series of 24.576*8MHz frequency RX function clock 24.576*8MHz support CDR of sample rate from 8KHz to 192KHz
- Supports hardware parity on TX/RX
  - Hardware parity generation on the transmitter
  - Hardware parity checking on the receiver
- Supports channel status capture on the receiver
- Supports channel sample rate capture on the receiver
- Supports insertion detection for the receiver
- Supports channel status insertion for the transmitter

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.4.2 Block Diagram

The following figure shows the OWA block diagram.

Figure 14-24 OWA Block Diagram



14.4.3 External Signals

The OWA is a Biphasic-Mark Encoding Digital Audio Transfer protocol. In this protocol, the CLK signal and data signal are transferred in the same line. The following table describes the external signals of OWA. OWA-OUT is the output pin for the output CLK and DATA, and OWA-IN is the input pin for the input CLK and DATA.

Table 14-4 OWA External Signals

Signal Name	Description	Type
OWA-IN	One Wire Audio Input	I
OWA-OUT	One Wire Audio Output	O

14.4.4 Functional Description

14.4.4.1 Biphase-Mark Code (BMC)

In the OWA format, the digital signal is coded using the biphase-mark code (BMC). The clock, frame, and data are embedded in only one signal(c)the data pin. In the BMC system, each data bit is encoded into two logical states (00, 01, 10, or 11) at the pin. The following figure and table show how data is encoded to the BMC format.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The frequency of the clock is twice the data bit rate, as shown in the following figure. Also, the clock is always programmed to 128 x fs, where fs is the sample rate. The device receiving in the OWA format can recover the clock and frame information from the BMC signal.

Figure 14-25 OWA Biphase-Mark Code



Table 14-5 Biphase-Mark Encoder

Data	Previous State	BMC
0	0	11
0	1	00
1	0	10
1	1	01

14.4.4.2 IEC60958 Transmit Format

The OWA supports digital audio data transfer and receive. It also supports full-duplex synchronous work mode. The software can set the work mode by the OWA Control Register.

Every audio sample transmitted in a sub-frame consists of 32-bit, numbered from 0 to 31. The following figure shows a sub-frame.

Figure 14-26 OWA Sub-Frame Format



Bits 0-3 carry one of the four permitted preambles to signify the type of audio sample in the current sub-frame. The preamble is not encoded in BMC format, and therefore the preamble code can contain more than two consecutive 0 or 1 logical states in a row.

Draft Version

Bits 4-27 carry the audio sample word in linear 2s-complement representation. The most-significant bit (MSB) is carried by bit 27. When a 24-bit coding range is used, the least-significant bit (LSB) is in bit 4. When a 20-bit coding range is used, bit [8:27] carry the audio sample word with the LSB in bit 8. Bit [4:7] may be used for other applications and are designated auxiliary sample bits.

If the source provides fewer bits than the interface allows (either 20 or 24), the unused LSBs are set to logical 0. For a nonlinear PCM audio application or a data application, the main data field may carry any other information.

Bit 28 carries the validity bit (V) associated with the main data field in the sub-frame.

Bit 29 carries the user data channel (U) associated with the main data field in the sub-frame.

Bit 30 carries the channel status information (C) associated with the main data field in the sub-frame. The channel status indicates if the data in the sub-frame is a digital audio or some other type of data.

Bit 31 carries a parity bit (P) such that bit 4-31 carry an even number of 1s and an even number of 0s (even parity). As shown in the following table, the preambles (bit 0-3) are also defined with even parity.

Table 14-6 Preamble Codes

Preamble Code	Previous Logical State	Logical State	Description
B (or Z)	0	1110 1000	Start of a block and sub-frame 1
M (or X)	0	1110 0010	Sub-frame 1
W (or Y)	0	1110 0100	Sub-frame 2

Figure 14-27 OWA Frame/Block Format



14.4.4.3 IEC61937 Transmit Format

IEC 61937 applies to the digital audio interface by using the IEC 60958 series for the conveying of non-linear PCM encoded audio bitstreams. The non-linear PCM encoded audio bitstream is transferred by using the basic 16-bit data area of the IEC 60958 subframes, i.e. in time-slots 12 to 27. Because the non-linear PCM encoded audio bitstream to be transported is at a lower data rate than that supported by the IEC 60958 interface, the audio bitstream is broken into a sequence of discrete data-bursts, and stuffing between the data-bursts is necessary.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

IEC 60958 Data Burst

The method of placing the data into the IEC 60958 bitstream is to format the data to be transmitted into data-bursts and to send each data-burst in a continuous sequence of IEC 60958 frames.

Table 14-7 Bit Allocation of Data-Burst in IEC 60958 Subframes

Subframe	Bit of subframes				
	MSB b27	b26	b25 ..... b14	b13	LSB b12
Frame 0; subframe B or M	0	1		14	15
Frame 0; subframe W	16	17		30	31
Frame 1; subframe B or M	32	33		46	47
Frame 1; subframe W	48	49		62	63
Frame 2; subframe B or M	64	65		78	79
----------			----------		
Last subframe B or M of data-burst	n-32	n-31		n-18	n-17
Last subframe W of data-burst	n-16	n-15		n-2	n-1

Data Burst Format

Each data-burst contains a burst-preamble consisting of four 16-bit words (Pa, Pb, Pc and Pd) followed by the burst-payload which contains data of an encoded audio frame.

Figure 14-28 Data-Burst Format



- Burst-preamble

The burst-preamble consists of four mandatory fields. Pa and Pb represent a synchronization word. Pc gives information about the type of data, and some information/control for the receiver. Pd gives the length of the burst-payload, and is limited to 65535 bits in the case of Pd represent bits' length, or is limited to 65535 bytes in the case of Pd represent bytes' length.

Figure 14-29 Data-burst Preamble



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The four preamble words are contained in two sequential IEC 60958 frames. The frame beginning the data-burst contains preamble word Pa in subframe 1, and Pb in subframe 2. The next frame contains Pc in subframe 1 and Pd in subframe 2. When placed into an IEC 60958 subframe, the MSB of a 16-bit burst-preamble word is placed into time-slot 27 and the LSB is placed into time-slot 12.

Figure 14-30 Data-burst Preamble words

Preamble word	Length of field	Contents	Value MSB..LSB
Pa	16-bit	Sync word 1	F872h
Pb	16-bit	Sync word 2	4E1Fh
Pc	16-bit	Burst-info	Table 5
Pd	16-bit	Length-code	Number of bits or number of bytes according to data-type

- Burst-information

The 16-bit burst-information contains information about the data which will be found in the data-burst.

Figure 14-31 Fields of Burst-information

Bits of Pc	Value	Contents	Remark
0 – 6		Data-type	See IEC 61937-2
7	0	Error-flag indicating a valid burst-payload	
	1	Error-flag indicating that the burst-payload may contain errors	
8 – 12		Data-type-dependent info	
13 – 15	0	Bitstream-number	
NOTE The repetition period of pause data-bursts depends on the application in which IEC 60958 is used to convey encoded audio bitstreams.			

The 7-bit data-type is defined in bits 0-6 of the burst-preamble Pc, the bit 6 is the MSB. This data-type field indicates the format of the burst-payload, which will be conveyed in the data-burst. Typical properties of a data-type are the reference point and repetition period of the burst, which is the number of sampling periods of the audio between the reference point of the current data-burst and the reference point of the next data-burst. The reference point is inherently defined for each data-type.

The error-flag bit is available to indicate if the contents of the data-burst contain data errors. If a data-burst is thought to be error-free, or if the data source does not know if the data contains errors, then the value of this bit is set to a '0'. If the data source does know that a particular data-burst contains some errors this bit may be set to a '1'. The usage of this bit by receiver is optional.

The meaning of the 5-bit data-type-dependent info depends on the value of the data-type.

The 3-bit bitstream-number indicates to which bitstream the data-burst belongs. Eight codes (0-7) are available so that up to eight independent bitstreams may be multiplexed in one bitstream in a time multiplex. Each independent bitstream shall use a unique bit-streamnumber.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- Length-code

The length-code indicates the number of bits or bytes according to data-type within the databurst, from 0 to 65535. The size of the Pa, Pb, Pc and Pd is not counted in the value of the length-code. In other words, the length-code indicates the number of bits of the burst-payload in bits, plus the conditional length of Pe and Pf, or the number of bytes of the burst-payload in bytes, plus the conditional length of Pe and Pf if exists.

Figure 14-32 Length of the Burst-Payload Specified by Pd



14.4.4.4 Audio Sample Ratio Detection

The sampling rate is calculated according to the data pulse back-stepping method. In the first phase lock of the CDR, find the period of 1 Frame. Then count by using the high-speed sampling clock and read the counting value of the pulse width of Period Max, then the sampling rate can be calculated.

Table 14-8 The Relation between Different System Clock and Sample Ratio

	Sample Clock Cycles	
TX Sample Rate(kHz)	196.608 MHz-SysClk	200 MHz-SysClk
22.05	8916(±5)	9070(±5)
24	8192(±5)	8333(±5)
32	6144(±5)	6250(±5)
44.1	4458(±5)	4535(±5)
48	4096(±5)	4166(±5)
96	2048(±5)	2083(±5)
176.4	1114(±5)	1133(±5)
192	1024(±5)	1041(±5)

14.4.5 Programming Guidelines

The software operation of the OWA is divided into five steps: system setup, OWA initialization, channel setup, DMA setup and enable/disable module. The following sections describe these five steps.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 14-33 OWA Operation Flow



14.4.5.1 System Setup and OWA Initialization

The first step in the OWA initialization is properly programming the GPIO because the OWA port is a multiplex pin. You can find the function in Section 15.6 GPIO.

The clock source for the OWA should be followed. Firstly, reset the audio PLL in PLL_AUDIOx Control Register. Secondly, set up the frequency of the Audio PLL in the PLL_AUDIOx Control Register. After that, enable the OWA gating. Lastly, enable the OWA bus gating.

After the system setup, the register of OWA can be set up. Firstly, reset the OWA by writing 1 to OWA_GENCTL[0] and clear the TX/RX FIFO by writing 1 to OWA_FCTL[17:16]. After that, enable the globe enable bit by writing 1 to d[1] and clear the interrupt and TX/RX counter by setting OWA_ISTA and OWA_TX_CNT/OWA_RX_CNT.

14.4.5.2 Parameter Setup and DMA Setup

You can set up the audio type, clock divider ratio, the sample format, and the trigger level, and so on. The setup of the register can be found in the specification.

The OWA supports two methods to transfer the data. The most common way is DMA; the configuration of DMA can be found in Section 11.1 DMA Controller (DMAC). In this module, you just enable the DRQ in OWA_INT[7].

14.4.5.3 Enabling and Disabling OWA

Step 1 Enable TX/RX by writing OWA_TXCFIG[31]/OWA_RXCFIG[0].

Step 2 Enable OWA by writing 1 to OWA_GENCTL[1].

Step 3 Write 0 to OWA_GENCTL[1] to disable process.

14.4.6 Register List

Module Name	Base Address

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Module Name	Base Address
OWA	0x02036000

-

Register Name	Offset	Description
OWA_GENCTL	0x0000	OWA General Control Register
OWA_TXCFIG	0x0004	OWA TX Configuration Register
OWA_RXCFIG	0x0008	OWA RX Configuration Register
OWA_ISTA	0x000C	OWA Interrupt Status Register
OWA_RXFIFO	0x0010	OWA RXFIFO Register
OWA_FCTL	0x0014	OWA FIFO Control Register
OWA_FSTA	0x0018	OWA FIFO Status Register
OWA_INT	0x001C	OWA Interrupt Control Register
OWA_TXFIFO	0x0020	OWA TX FIFO Register
OWA_TX_CNT	0x0024	OWA TX Counter Register
OWA_RX_CNT	0x0028	OWA RX Counter Register
OWA_TX_CHSTA0	0x002C	OWA TX Channel Status Register0
OWA_TX_CHSTA1	0x0030	OWA TX Channel Status Register1
OWA_RX_CHSTA0	0x0034	OWA RX Channel Status Register0
OWA_RX_CHSTA1	0x0038	OWA RX Channel Status Register1
OWA_INSERT_REDET_CTL	0x003C	OWA Insert Redetect Control Register
OWA_EXP_CTL	0x0040	OWA Expand Control Register
OWA_EXP_ISTA	0x0044	OWA Expand Interrupt Status Register
OWA_EXP_INFO_0	0x0048	OWA Expand Information Register 0
OWA_EXP_INFO_1	0x004C	OWA Expand Information Register 1
OWA_EXP_DBG_0	0x0050	OWA Expand Debug Register 0
OWA_EXP_DBG_1	0x0054	OWA Expand Debug Register 1
OWA_EXP_CDR_DBG	0x005C	OWA Expand CDR Debug Register

14.4.7 Register Description

14.4.7.1 0x0000 OWA General Control Register (Default Value: 0x0000_0080)

Offset: 0x0000			Register Name: OWA_GENCTL
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/
12	R/WAC	0x0	RST_RX Reset RX 0: Normal 1: Reset Self-clear to '0'.
11:8	/	/	/

Draft Version ALLWINNER

Offset: 0x0000			Register Name: OWA_GENCTL
Bit	Read/Write	Default/Hex	Description
7	R	0x1	Reserved
6:3	/	/	/
2	R/W	0x0	LOOP Loopback Test 0: Normal Mode 1: Loopback Test When the bit is set to '1', the DOUT and DIN need be connected.
1	R/W	0x0	GEN Global Enable A disable on this bit overrides any other block or channel enables and flushes all FIFOs. 0: Disable 1: Enable
0	R/WAC	0x0	RST_TX Reset TX 0: Normal 1: Reset Self-clear to 0.

14.4.7.2 0x0004 OWA TX Configuration Register (Default Value: 0x0000_00F0)

Offset: 0x0004			Register Name: OWA_TXCFIG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	TX_SINGLE_MODE TX Single Channel Mode 0: Disable 1: Enable
30:18	/	/	/
17	R/W	0x0	ASS Audio Sample Select when TX FIFO Underrun 0: Sending 0 1: Sending the last audio Note: This bit is only valid in PCM mode.
16	R/W	0x0	TX_AUDIO TX Data Type 0: Linear PCM (Valid bit of both sub-frame set to 0) 1: Non-audio (Valid bit of both sub-frame set to 1)
15:9	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: OWA_TXCFIG
Bit	Read/Write	Default/Hex	Description
8:4	R/W	0xF	TX_RATIO TX Clock Divide Ratio Clock divide ratio = TX_TATIO + 1 Fs = PLL_AUDIO/[(TX_TATIO + 1)*64*2]
3:2	R/W	0x0	TX_SF TX Sample Format 00: 16 bits 01: 20 bits 10: 24 bits 11: Reserved
1	R/W	0x0	TX_CHM CHSTMODE 0: Channel status A and B set to 0 1: Channel status A and B generated from TX_CHSTA
0	R/W	0x0	TXEN TX Enable 0: Disable 1: Enable

14.4.7.3 0x0008 OWA RX Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: OWA_RXCFIG
Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5	R/W	0x0	RX_CDR_MANUAL RX CDR mode 0: Automatic (in this mode, RX_CDR_PREAMBLE does not need to be configured) 1: Manual (in this mode, RX_CDR_PREAMBLE needs to be configured)
4	R	0x0	RX_LOCK_FLAG RX Lock Flag 0: Unlock 1: Lock
3	R/W	0x0	RX_CHST_SRC RX Channel State Source Select 0: RX_CH_STA register holds status from Channel A 1: RX_CH_STA register holds status from Channel B

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: OWA_RXCFIG
Bit	Read/Write	Default/Hex	Description
2	R/W	0x0	RX_CDR_PREAMBLE RX channel CDR Preamble Type 0: Support CDR from preamble X (11100010) 1: Support CDR from preamble X (00011101)
1	R/WAC	0x0	CHST_CP Channel Status Capture 0: Idle or Capture End 1: Capture Channel Status Start Note: a) The field must be set to 1 at each operation (such as recording). b) When set to '1', the channel status information is capturing, the bit will clear to '0' after captured.
0	R/W	0x0	RXEN RX Enable 0: Disabled 1: Enabled

14.4.7.4 0x000C OWA Interrupt Status Register (Default Value: 0x0000_0010)

Offset: 0x000C			Register Name: OWA_ISTA
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18	R/W1C	0x0	RX_LOCK_INT RX Lock Interrupt 0: No Pending IRQ 1: RX Lock Pending Interrupt (RX_LOCK_FLAG turns from 0 to 1) Write '1' to clear this interrupt.
17	R/W1C	0x0	RX_UNLOCK_INT RX Unlock Pending Interrupt 0: No Pending IRQ 1: RX Unlock Pending Interrupt (RX_LOCK_FLAG turns from 0 to 1) Write 1 to clear this interrupt.
16	R/W1C	0x0	RX_PARERRI_INT RX Parity Error Pending Interrupt 0: No Pending IRQ 1: RX Parity Error Pending Interrupt Write "1" to clear this interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: OWA_ISTA
Bit	Read/Write	Default/Hex	Description
15:7	/	/	/
6	R/W1C	0x0	TXU_INT TX FIFO Underrun Pending Interrupt 0: No Pending IRQ 1: TXFIFO Underrun Pending Interrupt Writing 1 to clear this interrupt.
5	R/W1C	0x0	TXO_INT TX FIFO Overrun Pending Interrupt 0: No Pending IRQ 1: TXFIFO Overrun Pending Interrupt Writing 1 to clear this interrupt.
4	R/W1C	0x1	TXE_INT TX FIFO Empty Pending Interrupt 0: No Pending IRQ 1: FIFO Empty Pending Interrupt Write 1 to clear this interrupt or automatically clear if the interrupt condition fails.
3:2	/	/	/
1	R/W1C	0x0	RXO_INT RXFIFO Overrun Pending Interrupt 0: RXFIFO Overrun Pending Write 1 to clear this interrupt.
0	R/W1C	0x0	RXA_INT RXFIFO Available Pending Interrupt 0: No Pending IRQ 1: Data Available Pending IRQ Write 1 to clear this interrupt or automatically clear if the interrupt condition fails.

14.4.7.5 0x0010 OWA RXFIFO Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: OWA_RXFIFO
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RX_DATA The host can get one sample by reading this register. The first is A channel data and the latter is B channel data.

14.4.7.6 0x0014 OWA FIFO Control Register (Default Value: 0x0004_0200)

Offset: 0x0014	Register Name: OWA_FCTL

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HUB_EN Audio Hub Enable The bit will take effect only when the TXEN is set to 1. Audio Codec/I2S0/I2S1/OWA TXFIFO Hub Enable. 0: Disable 1: Enable
30	R/W1C	0x0	FTX Write '1' to flush TXFIFO, self-clear to '0'.
29	R/W1C	0x0	FRX Write '1' to flush RXFIFO, self-clear to '0'.
28:22	/	/	/
21	R/W	0x0	RX_SYNC_EN_START The bit will take effect only when the RX_SYNC_EN is set to 1. I2S0/I2S1/ DMIC/OWA RX Synchronize Enable Start. 0: Disable 1: Enable
20	R/W	0x0	RX_SYNC_EN OWA RX Synchronize Enable 0: Disable 1: Enable
19:12	R/W	0x40	TXTL TX FIFO Empty Trigger Level Interrupt and DMA request trigger level for TX FIFO normal condition. Trigger Level = TXTL
11	/	/	/
10:4	R/W	0x20	RXTL RX FIFO Trigger Level Interrupt and DMA request trigger level for RX FIFO normal condition. Trigger Level = RXTL + 1
3	/	/	/
2	R/W	0x0	TXIM TXFIFO Input Mode (Mode 0, 1) 0: Valid data at the MSB of TXFIFO Register 1: Valid data at the LSB of TXFIFO Register Example for 20-bit transmitted audio sample: Mode 0: TXFIFO [23:0] = {APB_WDATA [31:12], 4 h0} Mode 1: TXFIFO[23:0] = {APB_WDATA[19:0], 4 h0}

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

1:0	R/W	0x0	RXOM RXFIFO Output Mode (Mode 0, 1, 2, 3) 00: Expanding 0 at LSB of RXFIFO Register 01: Expanding received sample sign bit at MSB of RXFIFO Register 10: Truncating received samples at high half-word of RXFIFO Register and low half-word of RXFIFO Register is filled by 0 . 11: Truncating received samples at low half-word of RXFIFO Register and high half-word of RXFIFO. Register is expanded by its sigh bit Mode 0: APB_RDATA [31:0] = {RXFIFO [23:0], 8 h0} Mode 1: APB_RDATA [31:0] = {8 RXFIFO [23], RXFIFO [23:0]} Mode 2: APB_RDATA [31:0] = {RXFIFO [23:8], 16 h0} Mode 3: APB_RDATA[31:0] = {16 RXFIFO[23], RXFIFO[23:8]}

14.4.7.7 0x0018 OWA FIFO Status Register (Default Value: 0x8080_0000)

Offset: 0x0018			Register Name: OWA_FSTA
Bit	Read/Write	Default/Hex	Description
31	R	0x1	TXE TXFIFO Empty (indicate the TXFIFO is not full) 0: No room for new sample in TXFIFO 1: More than one room for new sample in TXFIFO (>= 1 Word)
30:24	/	/	/
23:16	R	0x80	TXE_CNT TXFIFO Empty Space Word Counter
15	R	0x0	RXA RXFIFO Available 0: No available data in RXFIFO 1: More than one sample in RXFIFO (>= 1 Word)
14:7	/	/	/
6:0	R	0x0	RXA_CNT RXFIFO Available Sample Word Counter

14.4.7.8 0x001C OWA Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: OWA_INT
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x001C			Register Name: OWA_INT
Bit	Read/Write	Default/Hex	Description
18	R/W	0x0	RX_LOCKI_EN RX LOCK Interrupt Enable 0: Disable 1: Enable
17	R/W	0x0	RX_UNLOCKI_EN RX UNLOCK Interrupt Enable 0: Disable 1: Enable
16	R/W	0x0	RX_PARERRI_EN RX PARITY ERORR Interrupt Enable 0: Disable 1: Enable
15:8	/	/	/
7	R/W	0x0	TX_DRQ TXFIFO Empty DRQ Enable 0: Disable 1: Enable
6	R/W	0x0	TXUI_EN TXFIFO Underrun Interrupt Enable 0: Disable 1: Enable
5	R/W	0x0	TXOI_EN TXFIFO Overrun Interrupt Enable 0: Disable 1: Enable
4	R/W	0x0	TXEI_EN TXFIFO Empty Interrupt Enable 0: Disable 1: Enable
3	/	/	/
2	R/W	0x0	RX_DRQ RXFIFO Data Available DRQ Enable When set to 1 , RXFIFO DMA Request is asserted if data is available in RXFIFO. 0: Disable 1: Enable
1	R/W	0x0	RXOI_EN RXFIFO Overrun Interrupt Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x001C			Register Name: OWA_INT
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	RXAI_EN RXFIFO Data Available Interrupt Enable 0: Disable 1: Enable

14.4.7.9 0x0020 OWA TX FIFO Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: OWA_TXFIFO
Bit	Read/Write	Default/Hex	Description
31:0	W	0x0	TX_DATA Transmitting A, B channel data should be written by this register one by one. The first is A channel data, and the latter is B channel data.

14.4.7.10 0x0024 OWA TX Counter Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: OWA_TX_CNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TX_CNT TX Sample Counter The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial value at any time. After being updated by the initial value, the counter register should count on the base of this initial value.

14.4.7.11 0x0028 OWA RX Counter Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: OWA_RX_CNT
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0028			Register Name: OWA_RX_CNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RX_CNT RX Sample Counter The audio sample number of writing into RXFIFO. When one sample is written by Codec, the RX sample counter register increases by one. The RX counter register can be set to any initial value at any time. After being updated by the initial value, the counter register should count on the base of this value.

14.4.7.12 0x002C OWA TX Channel Status Register0 (Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: OWA_TX_CHSTA0
Bit	Read/Write	Default/Hex	Description
31: 30	/	/	/
29:28	R/W	0x0	CA Clock Accuracy 00: Level 2 01: Level 1 10: Level 3 11: Not matched
27:24	R/W	0x0	FREQ Sampling Frequency 0000: 44.1 kHz 0001: Not indicated 0010: 48 kHz 0011: 32 kHz 0100: 22.05 kHz 0101: Reserved 0110: 24 kHz 0111: Reserved 1000: Reserved 1001: 768 kHz 1010: 96 kHz 1011: Reserved 1100: 176.4 kHz 1101: Reserved 1110: 192 kHz 1111: Reserved
23:20	R/W	0x0	CN Channel Number

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x002C			Register Name: OWA_TX_CHSTA0
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0x0	SN Source Number
15:8	R/W	0x0	CC Category Code Indicates the kind of equipment that generates the digital audio interface signal.
7:6	R/W	0x0	MODE Mode 00: Default Mode 01 to 11: Reserved
5:3	R/W	0x0	EMP Emphasis Additional format information For bit 1 = “0”, Linear PCM audio mode: 000: 2 audio channels without pre-emphasis 001: 2 audio channels with 50 μs/15 μs pre-emphasis 010: Reserved (for 2 audio channels with pre-emphasis) 011: Reserved (for 2 audio channels with pre-emphasis) 100 to 111: Reserved For bit 1 = “1”, other than Linear PCM applications: 000: Default state 001 to 111: Reserved
2	R/W	0x0	CP Copyright 0: Copyright is asserted 1: No copyright is asserted
1	R/W	0x0	TYPE Audio Data Type 0: Linear PCM samples 1: Non-linear PCM audio
0	R/W	0x0	PRO Application Type 0: Consumer application 1: Professional application This bit must be fixed to “0”.

14.4.7.13 0x0030 OWA TX Channel Status Register 1 (Default Value: 0x0000_0000)

Offset: 0x0030	Register Name: OWA_TX_CHSTA1

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:10	/	/	/
9:8	R/W	0x0	CGMS_A 00: Copying is permitted without restriction 01: One generation of copies may be made 10: Condition not be used 11: No copying is permitted
7:4	R/W	0x0	ORIG_FREQ Original Sampling Frequency 0000: Not indicated 0001: 192 kHz 0010: 12 kHz 0011: 176.4 kHz 0100: Reserved 0101: 96 kHz 0110: 8 kHz 0111: 88.2 kHz 1000: 16 kHz 1001: 24 kHz 1010: 11.025 kHz 1011: 22.05 kHz 1100: 32 kHz 1101: 48 kHz 1110: Reserved 1111: 44.1 kHz
3:1	R/W	0x0	WL Sample Word Length For bit 0 = 0 : 000: Not indicated 001: 16 bits 010: 18 bits 100: 19 bits 101: 20 bits 110: 17 bits 111: Reserved For bit 0 = 1 : 000: Not indicated 001: 20 bits 010: 22 bits 100: 23 bits 101: 24 bits 110: 21 bits 111: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

0	R/W	0x0	MWL Max Word Length 0: Maximum audio sample word length is 20 bits 1: Maximum audio sample word length is 24 bits

14.4.7.14 0x0034 OWA RX Channel Status Register0 (Default Value: 0x0000_0000)

Offset: 0x0034			Register Name: OWA_RX_CHSTA0
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R	0x0	CA Clock Accuracy 00: Level 2 01: Level 1 10: Level 3 11: Not Matched
27:24	R	0x0	FREQ Sampling Frequency 0000: 44.1 kHz 0001: Not Indicated 0010: 48 kHz 0011: 32 kHz 0100: 22.05 kHz 0101: Reserved 0110: 24 kHz 0111: Reserved 1000: Reserved 1001: 768 kHz 1010: 96 kHz 1011: Reserved 1100: 176.4 kHz 1101: Reserved 1110: 192 kHz 1111: Reserved
23:20	R	0x0	CN Channel Number
19:16	R	0x0	SN Source Number
15:8	R	0x0	CC Category Code Indicates the Kind of Equipment that Generates the digital audio interface Signal.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0034			Register Name: OWA_RX_CHSTA0
Bit	Read/Write	Default/Hex	Description
7:6	R	0x0	MODE Mode 00: Default mode 01 to 11: Reserved
5:3	R	0x0	EMP Emphasis Additional Format Information For bit 1 = 0 , Linear PCM Audio mode: 000: 2 Audio channels without pre-emphasis 001: 2 Audio channels with 50 µs/15 µs pre-emphasis 010: Reserved (For 2 Audio channels with pre-emphasis) 011: Reserved (For 2 Audio channels with pre-emphasis) 100 to 111: Reserved For bit 1 = 1 , Other than Linear PCM applications: 000: Default state 001 to 111: Reserved
2	R	0x0	CP Copyright 0: Copyright is asserted 1: No Copyright is asserted
1	R	0x0	TYPE Audio Data Type 0: Linear PCM samples 1: Non-linear PCM audio
0	R	0x0	PRO Application Type 0: Consumer application 1: Professional application

14.4.7.15 0x0038 OWA RX Channel Status Register1 (Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: OWA_RX_CHSTA1
Bit	Read/Write	Default/Hex	Description
31:10	/	/	/
9:8	R	0x0	CGMS_A 00: Copying is permitted without restriction 01: One generation of copies may be made 10: Condition is not used 11: No copying is permitted

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0038			Register Name: OWA_RX_CHSTA1
Bit	Read/Write	Default/Hex	Description
7:4	R	0x0	ORIG_FREQ Original Sampling Frequency 0000: Not indicated 0001: 192 kHz 0010: 12 kHz 0011: 176.4 kHz 0100: Reserved 0101: 96 kHz 0110: 8 kHz 0111: 88.2 kHz 1000: 16 kHz 1001: 24 kHz 1010: 11.025 kHz 1011: 22.05 kHz 1100: 32 kHz 1101: 48 kHz 1110: Reserved 1111: 44.1 kHz
3:1	R	0x0	WL Sample Word Length For bit 0 = '0': 000: Not indicated 001: 16 bits 010: 18 bits 100: 19 bits 101: 20 bits 110: 17 bits 111: Reserved For bit 0 = '1': 000: Not indicated 001: 20 bits 010: 22 bits 100: 23 bits 101: 24 bits 110: 21 bits 111: Reserved
0	R	0x0	MWL Max Word Length 0: Maximum Audio sample word length is 20 bits 1: Maximum Audio sample word length is 24 bits

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.4.7.16 0x003C OWA Insert Redetect Control Register (Default Value:0x0000_0180)

Offset: 0x003C			Register Name: OWA_INSERT_REDET_CTL
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8	R/W	0x1	INSERT_REDET_MONITOR_ENABLE Insert Re-detect Monitor Enable 0: Disable 1: Enable
7:0	R/W	0x80	INSERT_REDET_MONITOR_LENGTH Insert Re-detect Monitor Length The unit is one 32KHz cycle.

14.4.7.17 0x0040 OWA Expand Control Register (Default Value: 0x0000_000F)

Offset: 0x0040			Register Name: OWA_EXP_CTL
Bit	Read/Write	Default/Hex	Description
31	/	/	/
30	R/W	0x0	BURST_DATAOUT_SELECT Burst data output select 0: Burst preamble and payload 1: Burst payload
29:16	R/W	0x0	REPEAT_PERIOD_OF_FR_NUM The number for the repetition period of the burst frame Configure this field according to the type of RX data. A mismatch between the configuration data and the received data will result in an error interrupt.
15	R/W	0x0	UNIT_SELECT Unit Select Configure this field according to the RX data type 0: In the units of 16-bit 1: In the units of 2-byte
14	R/W	0x0	OWA_RX_MODE_MAN OWA RX Protocol Select 0: IEC60958 1: IEC61937
13	R/W	0x0	OWA_RX_MODE OWA RX Mode Select 0: Manual Ctrl. It is configured by OWA RX_MODE_MAN. 1: Auto Ctrl. It is configured by the channel status values resolved by hardware.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: OWA_EXP_CTL
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	AUDIO_DATA_BITORDER_EN Audio Data Bitorder Enable 0: The audio data received by RX is stored directly into FIFO 1: The high and low bits of the audio data received by RX are reversed and then stored into FIFO
11	R/W	0x0	DATA_LENGTH_BITORDER_EN Data Length Bitorder Enable 0: The received PD data is used as the length of the valid audio data. 1: The high and low bits of the received PD data are reversed and then used as the length of valid audio data.
10	R/W	0x0	DATA_TYPE_BITORDER_EN Data Type Bitorder Enable 0: The received PC data is used as the data length of the valid audio. 1: The high and low bits of the received PC data are reversed and then used as the length of the valid audio data.
9	R/W	0x0	SYNCW_BITORDER_EN 0: Pa/Pb is the sync code of audio data. 1: The Pa/Pb whose high and low bits are reversed is the sync code of audio data.
8	R/W	0x0	INSERT_DETECTION_ENABLE Insert Detection Enable 0: Disable 1: Enable
7:0	R/W	0x0F	INSERT_DETECTION_NUM Insert Detection Number Configure how many jumping edges are detected to generate an insertion interrupt

14.4.7.18 0x0044 OWA Expand Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: OWA_EXP_ISTA
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0044			Register Name: OWA_EXP_ISTA
Bit	Read/Write	Default/Hex	Description
24	R/W	0x0	PD_CHANGE_INT_EN PD_LENGTH_CHANGE Interrupt Enable 0: Disable 1: Enable
23	R/W	0x0	PC_PAUSE_STOP_INT PC_PAUSE_BURSTS_STOP Interrupt Enable 0: Disable 1: Enable
22	R/W	0x0	PC_BITSTRM_CHANGE_INT_EN PC_BITSTREAM_CHANGE Interrupt Enable 0: Disable 1: Enable
21	R/W	0x0	PC_ERR_FLAG_INT PC_ERROR_FLAG Interrupt Enable 0: Disable 1: Enable
20	R/W	0x0	PC_DTYPE_CHANGE_INT_EN PC_DATATYPE_CHANGE Interrupt Enable 0: Disable 1: Enable
19	R/W	0x0	RPDB_ERR_INT_EN RPDB_ERROR Interrupt Enable 0: Disable 1: Enable
18	R/W	0x0	PCPD_CAP_INT_EN PCPD_CAP Interrupt Enable 0: Disable 1: Enable
17	R/W	0x0	PAPB_CAP_INT_EN PAPB_CAP Interrupt Enable 0: Disable 1: Enable
16	R/W	0x0	INSERT_INT_EN INSERT Interrupt Enable 0: Disable 1: Enable
15:9	/	/	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0044			Register Name: OWA_EXP_ISTA
Bit	Read/Write	Default/Hex	Description
8	R/W1C	0x0	PD_CHANGE_INT PD CHANGE INT 0: No Pending IRQ 1: PD Data length information is changed. (except Pause/Null data burst type) Write 1 to clear this interrupt.
7	R/W1C	0x0	PC_PAUSE_STOP_INT Audio bitstream is interrupted. When stopped, the interface becomes idle. 0: No Pending IRQ 1: PC Pause burst Stop, frame sequence discontinued. Transmitters may optionally use the STOP value to indicate that the transmission of the current encoded Write 1 to clear this interrupt.
6	R/W1C	0x0	PC_BITSTRM_CHANGE_INT PC BITSTRM CHANGE INT 0: No Pending IRQ 1: PC Bitstream Number is change. Bitstream Number indicates which bitstream the data burst belongs. (except Pause/Null data bursts type) Write 1 to clear this interrupt.
5	R/W1C	0x0	PC_ERR_FLAG_INT PC ERR FLAG INT 0: No Pending IRQ 1: PC Error-flag is available to indicate if the contents of the data-burst contain data errors (except Pause/Null data bursts type). The using of this bit by receivers is optional. Write 1 to clear this interrupt.
4	R/W1C	0x0	PC_DTYPE_CHANGE_INT PC DTYPE CHANGE INT 0: No Pending IRQ 1: PC Datatype (except Pause/Null data type) information is changed. Write 1 to clear this interrupt.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0044			Register Name: OWA_EXP_ISTA
Bit	Read/Write	Default/Hex	Description
3	R/W1C	0x0	RPDB_ERR_INT RPDB ERR INT 0: No Pending IRQ 1: Hardware counts the repetition period of the burst frame is different from the register configuration number. Write 1 to clear this interrupt.
2	R/W1C	0x0	PCPD_CAP_INT PCPD CAP INT 0: No Pending IRQ 1: IEC61937 mode captures PC and PD Write 1 to clear this interrupt.
1	R/W1C	0x0	PAPB_CAP_INT PAPB CAP INT 0: No Pending IRQ 1: IEC61937 mode captures PA and PB Write 1 to clear this interrupt.
0	R/W1C	0x0	INSERT_INT INSERT INT 0: No Pending IRQ 1: OWA RX detects device insertion Write 1 to clear this interrupt.

14.4.7.19 0x0048 OWA Expand Information Register 0 (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: OWA_EXP_INFO_0
Bit	Read/Write	Default/Hex	Description
31:16	R	0x0	PC_DATA PC Data information
15:0	R	0x0	PD_DATA PD Data information

14.4.7.20 0x004C OWA Expand Information Register 1 (Default Value: 0x0000_0000)

Offset: 0x004C			Register Name: OWA_EXP_INFO_1
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x004C			Register Name: OWA_EXP_INFO_1
Bit	Read/Write	Default/Hex	Description
29:16	R	0x0	REPET_PERIOD_OF_FR_VALUE Repetition period of the burst frame value Check whether the repetition period of the burst frame calculated by hardware is consistent with the configured.
15:0	R	0x0	SR_VALUE Sample Rate Value Read this value after RX_LOCK.

14.4.7.21 0x0050 OWA Expand Debug Register 0 (Default Value: 0x0000_0000)

Offset: 0x0050			Register Name: OWA_EXP_DBG_0
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18:16	R	0x0	IEC61937_DATA_CAP_FSM IEC61937 Data Captures State Machine 000: IDLE 001: SYNC_PA 010: SYNC_PB 011: DTYPE_PC 100: DLEN_PD 101: RX_ACTIVE
15:0	R	0x0	DATA_CAP_NUM Remains Data Counter Value See the value of the sampled valid data in real time.

14.4.7.22 0x0054 OWA Expand Debug Register 1 (Default Value: 0x0000_0000)

Offset: 0x0054			Register Name: OWA_EXP_DBG_1
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	REPET_PERIOD_OF_FR_CNT Repetition period of the burst frame counter See the value of repetition period counter in real time.
15:0	R	0x0	SR_CNT Sample Rate Counter See the value of audio sample ratio in real time.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

14.4.7.23 0x005C OWA Expand CDR Debug Register (Default Value: 0x0000_07FF)

Offset: 0x005C			Register Name: OWA_EXP_CDR_DBG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28	R	0x0	CDR_STATE State of CDR 0: Idle 1: Cnt_start
27	/	/	/
26:16	R	0x000	PERIOD_MAX Max period of RX recovery clock. Take one OWA_rx sys_clock cycle as unit.
15:11	/	/	/
10:0	R	0x7FF	PERIOD_MIN Min period of RX recovery clock. Take one OWA_rx sys_clock cycle as unit.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15 Peripherals

15.1 GMAC

15.1.1 Overview

The Gigabit Medium Access Controller (GMAC) enables a host to transmit and receive data over Ethernet in compliance with the IEEE 802.3-2002 standard. It supports 10/100/1000 Mbit/s MII/RMII/RGMII interfacein both full and half duplex mode. The Internal DMA is designed for packet-oriented data transfers based on a linked list of descriptors. 4 KBytes TXFIFO and 16 KBytes RXFIFO are provided to keep continuous transmission and reception. Flow Control, CRC Pad & Stripping, and address filtering are also supported in this module.

The GMAC has the following features:

- Two 10/100/1000 Mbit/s Ethernet port with RGMII and RMII interfaces (RGMII0/RMII0, RGMII1/RMII1)
- Compliant with IEEE 802.3-2002 standard
- Supports both full-duplex and half-duplex operations
- Provides the management data input/output (MDIO) interface for PHY device configuration and management with configurable clock frequencies
- Programmable frame length to support Standard or Jumbo Ethernet frames with sizes up to 16 KB
- Supports a variety of flexible address filtering modes
- Separate 32-bit status returned for transmission and reception packets
- Optimization for packet-oriented DMA transfers with frame delimiters
- Supports linked-list descriptor list structure
- Descriptor architecture, allowing large blocks of data transfer with minimum CPU intervention; each descriptor can transfer up to 4 KB of data
- Comprehensive status reporting for normal operation and transfers with errors
- 4 KB TXFIFO for transmission packets and 16 KB RXFIFO for reception packets
- Programmable interrupt options for different operational conditions

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.1.2 Block Diagram

The following figure shows the block diagram of GMAC.

Figure 15-1 GMAC Block Diagram



15.1.3 External Signals

The following table describes the pin list of GMAC.

Table 15-1 GMAC External Signals

Signal Name	Description	Type
GMAC0		
RGMII0-RXCK/ RMII0-NULL	RGMII0 Receive Clock	I
RGMII0-TXCK/RMII0-TXCK	RGMII0/RMII0 Transmit Clock For RGMII, IO type is output; For RMII, IO type is input.	I/O
RGMII0-CLKIN/RMII0-RXER	RGMII0 Transmit Clock from External/RMII0 Receive Error	I
RGMII0-RXCTL/RMII0-CRS-DV	RGMII0 Receive Control/RMII0 Carrier Sense Receive Data Valid	I
RGMII0-TXCTL/RMII0-TXEN	RGMII0 Transmit Control/RMII0 Transmit Enable	O
RGMII0-MDC	RGMII0 Management Data Clock	O
RGMII0-MDIO	RGMII0 Management Data Input/ Output	I/O
RGMII0-EPHY-25/50M	GMAC PHY 25 MHz or 50 MHz Clock Output	O
RGMII0-RXD0/RMII0-RXD0	RGMII0/RMII0 Receive Data 0	I
RGMII0-RXD1/RMII0-RXD1	RGMII0/RMII0 Receive Data 1	I
RGMII0-RXD2/RMII0-NULL	RGMII0 Receive Data 2	I
RGMII0-RXD3/RMII0-NULL	RGMII0 Receive Data 3	I
RGMII0-TXD0/RMII0-TXD0	RGMII0/RMII0 Transmit Data 0	O
RGMII0-TXD1/RMII0-TXD1	RGMII0/RMII0 Transmit Data 1	O
RGMII0-TXD2/RMII0-NULL	RGMII0 Transmit Data 2	O
RGMII0-TXD3/RMII0-NULL	RGMII0 Transmit Data 3	O

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Signal Name	Description	Type
GMAC1		
RGMII1-RXCK/ RMII1-NULL	RGMII1 Receive Clock	I
RGMII1-TXCK/RMII1-TXCK	RGMII1/RMII1 Transmit Clock For RGMII, IO type is output; For RMII, RMII 50 MHz Reference Clock input, IO type is input.	I/O
RGMII1-CLKIN/RMII1-RXER	RGMII1 Transmit Clock from External/RMII1 Receive Error	I
RGMII1-RXCTL/RMII1-CRS-DV	RGMII1 Receive Control/RMII1 Carrier Sense Receive Data Valid	I
RGMII1-TXCTL/RMII1-TXEN	RGMII1 Transmit Control/RMII1 Transmit Enable	O
RGMII1-MDC	RGMII1 Management Data Clock	O
RGMII1-MDIO	RGMII1 Management Data Input/ Output	I/O
RGMII1-EPHY-25/50M	GMAC PHY 25 MHz or 50 MHz Clock Output	O
RGMII1-RXD0/RMII1-RXD0	RGMII1/RMII1 Receive Data 0	I
RGMII1-RXD1/RMII1-RXD1	RGMII1/RMII1 Receive Data 1	I
RGMII1-RXD2/RMII1-NULL	RGMII1 Receive Data 2	I
RGMII1-RXD3/RMII1-NULL	RGMII1 Receive Data 3	I
RGMII1-TXD0/RMII1-TXD0	RGMII1/RMII1 Transmit Data 0	O
RGMII1-TXD1/RMII1-TXD1	RGMII1/RMII1 Transmit Data 1	O
RGMII1-TXD2/RMII1-NULL	RGMII1 Transmit Data 2	O
RGMII1-TXD3/RMII1-NULL	RGMII1 Transmit Data 3	O

15.1.4 Functional Description

15.1.4.1 Clock Characteristics

The following table describes the clock of GMAC.

Table 15-2 GMAC Clock Characteristics

Clock Name	Description	Type
RGMII0-TXCK/RMII0-TXCK	In RGMII mode, output 2.5 MHz/25 MHz/125 MHz. In RMII mode, input 50 MHz.	O/I
RGMII0-RXCK	In RGMII mode, input 2.5 MHz/25 MHz/125 MHz. In RMII mode, no input.	I
RGMII0-CLKIN	In RGMII mode, input 125 MHz Reference Clock. In RMII mode, no clock.	I
RGMII1-TXCK/RMII1-TXCK	In RGMII mode, output 2.5 MHz/25 MHz/125 MHz. In RMII mode, input 50 MHz.	O/I
RGMII1-RXCK	In RGMII mode, input 2.5 MHz/25 MHz/125 MHz. In RMII mode, no input.	I
RGMII1-CLKIN	In RGMII mode, input 125 MHz Reference Clock. In RMII mode, no clock.	I

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.1.4.2 Typical Application

Figure 15-2 GMAC Typical Application



15.1.4.3 GMAC RX/TX Descriptor

The internal DMA of GMAC transfers data between host memory and internal RX/TX FIFO with a linked list of descriptors. Each descriptor is consisted of four words, and contains some necessary information to transfer TX and RX frames. The following figure shows descriptor list structure. The address of each descriptor must be 32-bit aligned.

Figure 15-3 GMAC RX/TX Descriptor List



15.1.4.4 TX Descriptor

1st Word of TX Descriptor

Bits	Description
31	TX_DESC_CTL When set, the current descriptor can be used by DMA. This bit is cleared by DMA when the whole frame is transmitted or all data in the buffer of the current descriptor are transmitted.
30:17	Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bits	Description
16	TX_HEADER_ERR When set, the checksum of the header for the transmitted frame is wrong.
15	Reserved
14	TX_LENGHT_ERR When set, the length of the transmitted frame is wrong.
13	Reserved
12	TX_PAYLOAD_ERR When set, the checksum of the payload for the transmitted frame is wrong.
11	Reserved
10	TX_CRS_ERR When set, the carrier is lost during transmission.
9	TX_COL_ERR_0 When set, the frame is aborted because of a collision after the contention period.
8	TX_COL_ERR_1 When set, the frame is aborted because of too many collisions.
7	Reserved
6:3	TX_COL_CNT The number of collisions before transmission.
2	TX_DEFER_ERR When set, the frame is aborted because of too much deferral.
1	TX_UNDERFLOW_ERR When set, the frame is aborted because of the TX FIFO underflow error.
0	TX_DEFER When set in Half-Duplex mode, the GMAC defers the frame transmission.

2nd Word of TX Descriptor

Bits	Description
31	TX_INT_CTL When it is set and the current frame has been transmitted, the TX_INT in Interrupt Status Register will be set.
30	LAST_DESC When it is set, the current descriptor is the last one of the current frame.
29	FIR_DESC When it is set, the current descriptor is the first one of the current frame.
28:27	CHECKSUM_CTL These bits control to insert checksum in the transmit frame.
26	CRC_CTL When it is set, the CRC field is not transmitted.
25:11	Reserved
10:0	BUF_SIZE The size of the buffer specified by the current descriptor.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

3rd Word of TX Descriptor

Bits	Description
31:0	BUF_ADDR The address of the buffer specified by the current descriptor.

4th Word of TX Descriptor

Bits	Description
31:0	NEXT_DESC_ADDR The address of the next descriptor. It must be 32-bit aligned.

15.1.4.5 RX Descriptor

1st Word of RX Descriptor

Bits	Description
31	RX_DESC_CTL When it is set, the current descriptor can be used by DMA. This bit is cleared by DMA when the complete frame is received or the buffer of the current descriptor is full.
30	RX_DAF_FAIL When it is set, the current frame does not pass the DA filter.
29:16	RX_FRM_LEN When LAST_DESC is not set and no error bit is set, this field is the length of received data for the current frame. When LAST_DESC is set, RX_OVERFLOW_ERR and RX_NO_ENOUGH_BUF_ERR are not set, this field is the length of the received frame.
15	Reserved
14	RX_NO_ENOUGH_BUF_ERR When it is set, the current frame is clipped because of no enough buffer.
13	RX_SAF_FAIL When it is set, the current fame does not pass the SA filter.
12	Reserved
11	RX_OVERFLOW_ERR When it is set, a buffer overflow error occurred and the current frame is wrong.
10	Reserved
9	FIR_DESC When it is set, the current descriptor is the first descriptor of the current frame.
8	LAST_DESC When it is set, the current descriptor is the last descriptor of the current frame.
7	RX_HEADER_ERR When it is set, the checksum of the frame header is wrong.
6	RX_COL_ERR When it is set, there is a late collision during the reception in half-duplex mode.
5	Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bits	Description
4	RX_LENGTH_ERR When it is set, the length of the current frame is wrong.
3	RX_PHY_ERR When it is set, the receive error signal from PHY is asserted during the reception.
2	Reserved
1	RX_CRC_ERR When it is set, the CRC field of the received frame is wrong.
0	RX_PAYLOAD_ERR When it is set, the checksum or length of the payload for the received frame is wrong.

2nd Word of RX Descriptor

Bits	Description
31	RX_INT_CTL When it is set and a frame has been received, the RX_INT will not be set.
30:11	Reserved
10:0	BUF_SIZE The size of the buffer is specified by the current descriptor.

3rd Word of RX Descriptor

Bits	Description
31:0	BUF_ADDR The address of the buffer specified by the current descriptor.

4th Word of RX Descriptor

Bits	Description
31:0	NEXT_DESC_ADDR The address of the next descriptor. This field must be 32-bit aligned.

15.1.5 Programming Guidelines

15.1.5.1 GMAC System Configuration

Perform the following steps (take GMAC0 as an example):

Step 1 Write 0 to GMAC_BGR_REG [bit16] to assert the module reset.

Step 2 Write 1 to GMAC_BGR_REG [bit16] to deassert the module reset.

Step 3 Write 1 to GMAC_BGR_REG [bit0] to enable the bus clock of the module.

Step 4 Configure the pin interfaces of GMAC by setting GPIO module.

Step 5 Write 0 to GMAC_EPHY_CLK_REG0 [bit15] to select external PHY.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 6 Configure GMAC_EPHY_CLK_REG0 to set the transmission clock source of RGMII/RMII.

For RGMII RXCLK/CLK125M:

In RGMII mode, in addition to the configuration of the transmission clock source, it is generally necessary to adjust the timing by configuring the transmission clock delay, reception clock delay, transmission clock reverse, reception clock reverse.

- Write 0 to the bit[13] and write 1 to the bit[2] to select the RGMII interface.
- If selecting RXCLK as the clock source of RGMII, write 2 to the bit[1:0]; if selecting CLK125M as the clock source of RGMII, write 1 to the bit[1:0].
- Write 0 to the bit[3], write 0 to the bit[4], write 31 to the bit[9:5], and write 7 to the bit[12:10] to transmit the reception sequence adjustment.

For RMII TXCLK:

- Write 1 to the bit[13] and write 0 to the bit[2] to select the RMII interface.
- Write 0 to the bit[0] to select TXCLK as the clock source of RMII.

The configuration value of GMAC_EPHY_CLK_REG0 can refer to the following table.

Table 15-3 GMAC_EPHY_CLK_REG0 Configuration Value

GMAC_EPHY_CLK_REG0 (Address: 0x03000030)	PHY_SEL	RMII_EN	ETXDC	ERXDC	ERXIE	ETXIE	RMII/RGMII	ETCS
	Bit15	Bit13	Bit[12:10]	Bit[9:5]	Bit4	Bit3	Bit2	Bit[1:0]
RGMII	0	0	7	31	0	0	1	1/2
RMII	0	1	0	0	0	0	0	0

NOTE

For detailed description for GMAC_EPHY_CLK_REG0 and GMAC_EPHY_CLK_REG1, see section 4.3.3.2 and section 4.3.3.3.

15.1.5.2 GMAC Initialization

Step 1 Write 1 to GMAC_BASIC_CTL1 [bit0] to perform the software reset.

Step 2 Write 1 to GMAC_BASIC_CTL1 [bit1] to set the DMA priority of TX/RX.

Step 3 Configure GMAC_TX_CTL1 and GMAC_RX_CTL1 to set the configuration of DMA TX and DMA RX.

Step 4 Configure GMAC_INT_EN to set the corresponding interrupts and shield the needless interrupts.

Step 5 Configure GMAC_TX_DMA_DESC_LIST and GMAC_RX_DMA_DESC_LIST to set the first address of the TX descriptor and the RX descriptor, respectively.

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 6 Configure GMAC_TX_CTL0 and GMAC_RX_CTL0 to set the TX and RX parameters. Configure GMAC_BASIC_CTL0 to set the speed, duplex mode, loopback configuration. (If enabled the auto-negotiation, the configuration is performed as a result of the negotiation)

Step 7 Configure GMAC_RX_FRM_FLT to set the RX frame filter.

Step 8 Configure GMAC_TX_FLOW_CTL and GMAC_RX_CTL0 to set the control mechanism of TX and RX.

Step 9 Clear all interrupt flags.

Step 10 Write 1 to GMAC_TX_CTL0 [bit31] and write 1 to GMAC_RX_CTL0 [bit31] to enable the TX and RX functions.

15.1.6 Register List

Module Name	Base Address
GMAC0	0x04500000
GMAC1	0x04510000

Register Name	Offset	Description
GMAC_BASIC_CTL0	0x0000	GMAC Basic Control Register0
GMAC_BASIC_CTL1	0x0004	GMAC Basic Control Register1
GMAC_INT_STA	0x0008	GMAC Interrupt Status Register
GMAC_INT_EN	0x000C	GMAC Interrupt Enable Register
GMAC_TX_CTL0	0x0010	GMAC Transmit Control Register0
GMAC_TX_CTL1	0x0014	GMAC Transmit Control Register1
GMAC_TX_FLOW_CTL	0x001C	GMAC Transmit Flow Control Register
GMAC_TX_DMA_DESC_LIST	0x0020	GMAC Transmit DMA Descriptor List Address Register
GMAC_RX_CTL0	0x0024	GMAC Receive Control Register0
GMAC_RX_CTL1	0x0028	GMAC Receive Control Register1
GMAC_RX_DMA_DESC_LIST	0x0034	GMAC Receive DMA Descriptor List Address Register
GMAC_RX_FRM_FLT	0x0038	GMAC Receive Frame Filter Register
GMAC_RX_HASH0	0x0040	GMAC Receive Hash Table Register0
GMAC_RX_HASH1	0x0044	GMAC Receive Hash Table Register1
GMAC_MII_CMD	0x0048	GMAC Management Interface Command Register
GMAC_MII_DATA	0x004C	GMAC Management Interface Data Register
GMAC_ADDR_HIGH0	0x0050	GMAC MAC Address High Register0
GMAC_ADDR_LOW0	0x0054	GMAC MAC Address Low Register0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
GMAC_ADDR_HIGHN	0x0050+0x08*N (N=1–7)	GMAC MAC Address High Register N (N=1–7)
GMAC_ADDR_LOWN	0x0054+0x08*N (N=1–7)	GMAC MAC Address Low Register N (N=1–7)
GMAC_TX_DMA_STA	0x00B0	GMAC Transmit DMA Status Register
GMAC_TX_DMA_CUR_DESC	0x00B4	GMAC Transmit DMA Current Descriptor Register
GMAC_TX_DMA_CUR_BUF	0x00B8	GMAC Transmit DMA Current Buffer Address Register
GMAC_RX_DMA_STA	0x00C0	GMAC Receive DMA Status Register
GMAC_RX_DMA_CUR_DESC	0x00C4	GMAC Receive DMA Current Descriptor Register
GMAC_RX_DMA_CUR_BUF	0x00C8	GMAC Receive DMA Current Buffer Address Register
GMAC_RGMII_STA	0x00D0	GMAC RGMII Status Register

15.1.7 Register Description

15.1.7.1 0x0000 GMAC Basic Control Register0 (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: GMAC_BASIC_CTL0
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:2	R/W	0x0	SPEED GMAC Working Speed 00: 1000 Mbit/s 01: Reserved 10: 10 Mbit/s 11: 100 Mbit/s
1	R/W	0x0	LOOPBACK GMAC Loopback Mode For Test 0: Disable 1: Enable
0	R/W	0x0	DUPLEX GMAC Transfer Mode 0: Half-duplex 1: Full-duplex

15.1.7.2 0x0004 GMAC Basic Control Register1 (Default Value: 0x0800_0000)

Offset: 0x0004			Register Name: GMAC_BASIC_CTL1
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: GMAC_BASIC_CTL1
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:24	R/W	0x8	BURST_LEN The burst length of RX and TX DMA transfer.
23:2	/	/	/
1	R/W	0x0	RX_TX_PRI RX TX DMA Priority 0: Same priority 1: RX priority is over TX
0	R/WAC	0x0	SOFT_RST Soft Reset all Registers and Logic 0: No valid 1: Reset All clock inputs must be valid before soft reset. This bit is cleared internally when the reset operation is completed fully. Before writing any register, this bit should read a 0.

15.1.7.3 0x0008 GMAC Interrupt Status Register (Default Value: 0x4000_0000)

Offset: 0x0008			Register Name: GMAC_INT_STA
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W1C	0x0	RGMII_LINK_STA_P RMII Link Status Changed Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it.
15:14	/	/	/
13	R/W1C	0x0	RX_EARLY_P RX DMA Filled First Data Buffer of the Receive Frame Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it.
12	R/W1C	0x0	RX_OVERFLOW_P RX FIFO Overflow Error Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: GMAC_INT_STA
Bit	Read/Write	Default/Hex	Description
11	R/W1C	0x0	RX_TIMEOUT_P RX Timeout Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it. When this bit is asserted, the length of the received frame is greater than 2048 bytes (10240 when JUMBO_FRM_EN is set)
10	R/W1C	0x0	RX_DMA_STOPPED_P When this bit asserted, the RX DMA FSM is stopped.
9	R/W1C	0x0	RX_BUF_UA _P RX Buffer UA Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it. When this bit is asserted, the RX DMA cannot acquire the next RX descriptor and RX DMA FSM is suspended. The ownership of the next RX descriptor should be changed to RX DMA. The RX DMA FSM will resume when the RX_DMA_START is written or the next receive frame is coming.
8	R/W1C	0x0	RX_P Frame RX Completed Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it. When this bit is asserted, a frame reception is completed. The RX DMA FSM remains running.
7:6	/	/	/
5	R/W1C	0x0	TX_EARLY_P Total interrupt pending which the frame is transmitted to FIFO 0: No Pending 1: Pending Write '1' to clear it.
4	R/W1C	0x0	TX_UNDERFLOW_P TX FIFO Underflow Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: GMAC_INT_STA
Bit	Read/Write	Default/Hex	Description
3	R/W1C	0x0	TX_TIMEOUT_P Transmitter Timeout Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it.
2	R/W1C	0x0	TX_BUF_UA_P TX Buffer UA Interrupt Pending 0: No Pending 1: Pending When this asserted, the TX DMA can not acquire the next TX descriptor and the TX DMA FSM is suspended. The ownership of the next TX descriptor should be changed to TX DMA. The TX DMA FSM will resume when writing to TX_DMA_START bit.
1	R/W1C	0x0	TX_DMA_STOPPED_P Transmission DMA Stopped Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it.
0	R/W1C	0x0	TX_P Frame Transmission Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it.

15.1.7.4 0x000C GMAC Interrupt Enable Register (Default Value: 0x0000_0000)

Offset: 0x000C			Register Name: GMAC_INT_EN
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
13	R/W	0x0	RX_EARLY_INT_EN Early Receive Interrupt 0: Disable 1: Enable
12	R/W	0x0	RX_OVERFLOW_INT_EN Receive Overflow Interrupt 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: GMAC_INT_EN
Bit	Read/Write	Default/Hex	Description
11	R/W	0x0	RX_TIMEOUT_INT_EN Receive Timeout Interrupt 0: Disable 1: Enable
10	R/W	0x0	RX_DMA_STOPPED_INT_EN Receive DMA FSM Stopped Interrupt 0: Disable 1: Enable
9	R/W	0x0	RX_BUF_UA_INT_EN Receive Buffer Unavailable Interrupt 0: Disable 1: Enable
8	R/W	0x0	RX_INT_EN Receive Interrupt 0: Disable 1: Enable
7:6	/	/	/
5	R/W	0x0	TX_EARLY_INT_EN Early Transmit Interrupt 0: Disable 1: Enable
4	R/W	0x0	TX_UNDERFLOW_INT_EN Transmit Underflow Interrupt 0: Disable 1: Enable
3	R/W	0x0	TX_TIMEOUT_INT_EN Transmit Timeout Interrupt 0: Disable 1: Enable
2	R/W	0x0	TX_BUF_UA_INT_EN Transmit Buffer Available Interrupt 0: Disable 1: Enable
1	R/W	0x0	TX_DMA_STOPPED_INT_EN Transmit DMA FSM Stopped Interrupt 0: Disable 1: Enable
0	R/W	0x0	TX_INT_EN Transmit Interrupt 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.1.7.5 0x0010 GMAC Transmit Control Register0 (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: GMAC_TX_CTL0
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	TX_EN Enable Transmitter 0: Disable 1: Enable When disabled, the transmission will continue until the current transmission finishes.
30	R/W	0x0	TX_FRM_LEN_CTL Frame Transmit Length Control 0: Up to 2,048 bytes (JUMBO_FRM_EN==0) Up to 10,240 bytes (JUMBO_FRM_EN==1) 1: Up to 16,384 bytes Any bytes after that is cut off.
29:0	/	/	/

15.1.7.6 0x0014 GMAC Transmit Control Register1 (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: GMAC_TX_CTL1
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	TX_DMA_START Transmit DMA FSM Start 0: No valid 1: Start It is cleared internally and always read a 0.
30	R/W	0x0	TX_DMA_EN 0: Stop TX DMA after the completion of current frame transmission 1: Start and run TX DMA
29:11	/	/	/
10:8	R/W	0x0	TX_TH Threshold value of TX DMA FIFO When TX_MD is 0, the transmission starts when the frame size in TX DMA FIFO is greater than the threshold. In addition, the full frames with a length less than the threshold are transferred automatically. 000: 64 001: 128 010: 192 011: 256 Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: GMAC_TX_CTL1
Bit	Read/Write	Default/Hex	Description
7:2	/	/	/
1	R/W	0x0	TX_MD Transmission Mode 0: TX starts after the TX DMA FIFO bytes is greater than the TX_TH 1: TX starts after the TX DMA FIFO is located a full frame
0	R/WAC	0x0	FLUSH_TX_FIFO Flush the data in the TX FIFO 0: Enable 1: Disable

15.1.7.7 0x001C GMAC Transmit Flow Control Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: GMAC_TX_FLOW_CTL
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	TX_FLOW_CTL_STA This bit indicates a pause frame transmission is in progress. When the configuration of flow control is ready, set this bit to transmit a pause frame in full-duplex mode or activate the backpressure function. After the transmission is completed, this bit will be cleared automatically. Before writing TX_FLOW_CTRL register, this bit must be read as 0.
30:22	/	/	/
21:20	R/W	0x0	TX_PAUSE_FRM_SLOT The threshold of the pause timer at which the input flow control signal is checked for automatic re-transmission of the pause frame. The threshold values should be always less than PAUSE_TIME.
19:4	R/W	0x0	PAUSE_TIME The pause time field in the transmitted control frame.
3:2	/	/	/
1	R/W	0x0	ZQP_FRM_EN 0: Disable 1: Enable When set, enable the functionality to generate the Zero-Quanta Pause control frame.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x001C			Register Name: GMAC_TX_FLOW_CTL
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	TX_FLOW_CTL_EN TX Flow Control Enable 0: Disable 1: Enable When set, enable flow control operation to transmit pause frames in full-duplex mode, or enable the back-pressure operation in half-duplex mode.

15.1.7.8 0x0020 GMAC Transmit DMA Descriptor List Address Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: GMAC_TX_DMA_DESC_LIST
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TX_DESC_LIST The base address of the transmission descriptor list It must be 32-bit aligned.

15.1.7.9 0x0024 GMAC Receive Control Register0 (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: GMAC_RX_CTL0
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	RX_EN Enable Receiver 0: Disable receiver after current reception 1: Enable
30	R/W	0x0	RX_FRM_LEN_CTL Frame Receive Length Control 0: Up to 2048 bytes (JUMBO_FRM_EN==0) Up to 10240 bytes (JUMBO_FRM_EN==1) 1: Up to 16384 bytes Any bytes after that is cut off.
29	R/W	0x0	JUMBO_FRM_EN Jumbo Frame Enable 0: Disable 1: Enable Jumbo frames of 9018 bytes without reporting a giant
28	R/W	0x0	STRIP_FCS When set, strip the Pad/FCS field on received frames only when the length of field value is less than or equal to 1500 bytes.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0024			Register Name: GMAC_RX_CTL0
Bit	Read/Write	Default/Hex	Description
27	R/W	0x0	CHECK_CRC Check CRC Enable 0: Disable 1: Calculate CRC and check the IPv4 Header Checksum
26:18	/	/	/
17	R/W	0x0	RX_PAUSE_FRM_MD 0: Only detect multicast pause frame specified in the 802.3x standard. 1: In addition to detect multicast pause frame specified in the 802.3x standard, also detect unicast pause frame with the address specified in MAC Address 0 High Register and MAC address 0 Low Register.
16	R/W	0x0	RX_FLOW_CTL_EN When set, enable the functionality that decodes the received pause frame and disable its transmitter for a specified time by pause frame.
15:0	/	/	/

15.1.7.10 0x0028 GMAC Receive Control Register1 (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: GMAC_RX_CTL1
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	RX_DMA_START When set, the RX DMA will work. It is cleared internally and always read a 0.
30	R/W	0x0	RX_DMA_EN Receive DMA Enable 0: Stop RX DMA after finishing the received current frame 1: Start and run RX DMA
29:25	/	/	/
24	R/W	0x0	RX_FIFO_FLOW_CTL Receive FIFO Flow Control Enable 0: Disable 1: Enable, base on RX_FLOW_CTL_TH_DEACT and RX_FLOW_CTL_TH_ACT

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0028			Register Name: GMAC_RX_CTL1
Bit	Read/Write	Default/Hex	Description
23:22	R/W	0x0	RX_FLOW_CTL_TH_DEACT Threshold for Deactivating Flow Control 00: Full minus 1 KB 01: Full minus 2 KB 10: Full minus 3 KB 11: Full minus 4 KB Valid in both half-duplex mode and full-duplex mode.
21:20	R/W	0x0	RX_FLOW_CTL_TH_ACT Threshold for Activating Flow Control 00: Full minus 1 KB 01: Full minus 2 KB 10: Full minus 3 KB 11: Full minus 4 KB Valid in both half-duplex mode and full-duplex mode.
19:6	/	/	/
5:4	R/W	0x0	RX_TH Threshold for RX DMA FIFO Start 00: 64 01: 32 10: 96 11: 128 Only valid when RX_MD == 0, the full frames with a length less than the threshold are transferred automatically.
3	R/W	0x0	RX_ERR_FRM 0: RX DMA drops frames with error 1: RX DMA forwards frames with error
2	R/W	0x0	RX_RUNT_FRM When the bit is set to 1, it indicates forward undersized frames with no error and length less than 64 bytes.
1	R/W	0x0	RX_MD Receive Mode 0: RX starts to read after the RX DMA FIFO byte is greater than RX_TH 1: RX starts to read after the RX DMA FIFO is located a full frame
0	R/W	0x0	FLUSH_RX_FRM Flush Receive Frames 0: Enable when the receive descriptors/buffers are unavailable 1: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.1.7.11 0x0034 GMAC Receive DMA Descriptor List Address Register (Default Value: 0x0000_0000)

Offset: 0x0034			Register Name: GMAC_RX_DMA_DESC_LIST
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RX_DESC_LIST The base address of the received descriptor list It must be 32-bit aligned.

15.1.7.12 0x0038 GMAC Receive Frame Filter Register (Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: GMAC_RX_FRM_FLT
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	DIS_ADDR_FILTER Disable Address Filter 0: Enable 1: Disable
30:18	/	/	/
17	R/W	0x0	DIS_BROADCAST Disable Receive Broadcast Frames 0: Receive 1: Drop
16	R/W	0x0	RX_ALL_MULTICAST Receive All Multicast Frames Filter 0: Filter according to HASH_MULTICAST 1: Receive all
15:14	/	/	/
13:12	R/W	0x0	CTL_FRM_FILTER Receive Control Frames Filter 00: Drop all control frames 01: Drop all control frames 10: Receive all control frames 11: Receive all control frames when passing the address filter
11:10	/	/	/
9	R/W	0x0	HASH_MULTICAST Filter Multicast Frames Set 0: By comparing the DA field in DA MAC address registers 1: According to the hash table

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0038			Register Name: GMAC_RX_FRM_FLT
Bit	Read/Write	Default/Hex	Description
8	R/W	0x0	HASH_UNICAST Filter Unicast Frames Set 0: By comparing the DA field in DA MAC address registers 1: According to the hash table
7	/	/	/
6	R/W	0x0	SA_FILTER_EN Receive SA Filter Enable 0: Receive frames and update the result of SA filter 1: Update the result of the SA filter. In addition, if the SA field of the received frame does not match the values in SA MAC address registers, drop this frame.
5	R/W	0x0	SA_INV_FILTER Receive SA Invert Filter Set 0: Pass frames whose SA field matches SA MAC address registers 1: Pass frames whose SA field does not match SA MAC address registers
4	R/W	0x0	DA_INV_FILTER 0: Normal filtering of frames is performed 1: Filter both unicast and multicast frames by comparing DA field in inverse filtering mode
3:2	/	/	/
1	R/W	0x0	FLT_MD 0: If the HASH_MULTICAST or HASH_UNICAST is set, the frame is passed only when it matches the Hash filter 1: Receive the frame when it passes the address register filter or the hash filter (set by HASH_MULTICAST or HASH_UNICAST)
0	R/W	0x0	RX_ALL Receive All Frame 0: Receive the frames that pass the SA/DA address filter 1: Receive all frames and update the result of address filter (pass or fail) in the receive status word

15.1.7.13 0x0040 GMAC Receive Hash Table Register0 (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: GMAC_RX_HASH0
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: GMAC_RX_HASH0
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	HASH_TAB0 The upper 32 bits of Hash table for the received frame filter.

15.1.7.14 0x0044 GMAC Receive Hash Table Register1 (Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: GMAC_RX_HASH1
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	HASH_TAB1 The lower 32 bits of Hash table for the received frame filter.

15.1.7.15 0x0048 GMAC Management Interface Command Register (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: GMAC_MII_CMD
Bit	Read/Write	Default/Hex	Description
31:23	/	/	/
22:20	R/W	0x0	MDC_DIV_RATIO_M MDC Clock Divider Ratio The MDC Clock is divided from the AHB clock. 000: 16 001: 32 010: 64 011: 128 Others: Reserved
19:17	/	/	/
16:12	R/W	0x0	PHY_ADDR PHY Address
11:9	/	/	/
8:4	R/W	0x0	PHY_REG_ADDR PHY Register Address
3:2	/	/	/
1	R/W	0x0	MII_WR MII Write and Read 0: Read 1: Write

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0048			Register Name: GMAC_MII_CMD
Bit	Read/Write	Default/Hex	Description
0	R/WAC	0x0	MII_BUSY MII Status 0: Writing 0 is no valid, and reading 0 indicates the read/write operation is finished 1: Writing 1 starts the read/write operation, and reading 1 indicates busy.

15.1.7.16 0x004C GMAC Management Interface Data Register (Default Value: 0x0000_0000)

Offset: 0x004C			Register Name: GMAC_MII_DATA
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0x0	MII_DATA Write to or read from the register in the selected PHY.

15.1.7.17 0x0050 GMAC MAC Address High Register0 (Default Value: 0x0000_FFFF)

Offset: 0x0050			Register Name: GMAC_ADDR_HIGH0
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R/W	0xFFFF	MAC_ADDR_HIGH0 The upper 16 bits of the 1st MAC address.

15.1.7.18 0x0054 GMAC MAC Address Low Register0 (Default Value: 0xFFFF_FFFF)

Offset: 0x0054			Register Name: GMAC_ADDR_LOW0
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0xFFFFFFFF	MAC_ADDR_LOW0 The lower 32 bits of 1st MAC address.

15.1.7.19 0x0050+0x08*N GMAC MAC Address High Register N (Default Value: 0x0000_FFFF)

Offset: 0x0050+0x08*N (N=1-7)			Register Name: GMAC_ADDR_HIGHN
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	MAC_ADDR_CTL MAC Address Valid 0: Not valid 1: Valid

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0050+0x08*N (N=1-7)			Register Name: GMAC_ADDR_HIGHN
Bit	Read/Write	Default/Hex	Description
30	R/W	0x0	MAC_ADDR_TYPE MAC Address Type 0: Used to compare with the destination address of the received frame 1: Used to compare with the source address of the received frame
29:24	R/W	0x0	MAC_ADDR_BYTE_CTL MAC Address Byte Control Mask The lower bit of mask controls the lower byte of the MAC address. When the bit of mask is 1, do not compare the corresponding byte.
23:16	/	/	/
15:0	R/W	0xFFFF	MAC_ADDR_HIGH The upper 16 bits of the MAC address.

15.1.7.20 0x0054+0x08*N GMAC MAC Address Low Register N (Default Value: 0x0000_0000)

Offset: 0x0054+0x08*N (N=1-7)			Register Name: GMAC_ADDR_LOWN
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	MAC_ADDR_LOWN The lower 32 bits of MAC address N (N: 1–7).

15.1.7.21 0x00B0 GMAC Transmit DMA Status Register (Default Value: 0x0000_0000)

Offset: 0x00B0			Register Name: GMAC_TX_DMA_STA
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2:0	R	0x0	TX_DMA_STA The State of Transmit DMA FSM 000: STOP, when reset or disable TX DMA 001: RUN_FETCH_DESC, fetching TX DMA descriptor 010: RUN_WAIT_STA, waiting for the status of TX frame 011: RUN_TRANS_DATA, passing the frame from host memory to TX DMA FIFO 100: Reserved 101: Reserved 111: RUN_CLOSE_DESC, closing TX descriptor 110: SUSPEND, TX descriptor is unavailable or TX DMA FIFO underflow

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.1.7.22 0x00B4 GMAC Transmit DMA Current Descriptor Register (Default Value: 0x0000_0000)

Offset: 0x00B4			Register Name: GMAC_TX_DMA_CUR_DESC
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	The address of current transmit descriptor.

15.1.7.23 0x00B8 GMAC Transmit DMA Current Buffer Address Register (Default Value: 0x0000_0000)

Offset: 0x00B8			Register Name: GMAC_TX_DMA_CUR_BUF
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	The address of current transmit DMA buffer.

15.1.7.24 0x00C0 GMAC Receive DMA Status Register (Default Value: 0x0000_0000)

Offset: 0x00C0			Register Name: GMAC_RX_DMA_STA
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2:0	R	0x0	RX_DMA_STA The State of RX DMA FSM 000: STOP, when reset or disable RX DMA 001: RUN_FETCH_DESC, fetching RX DMA descriptor 010: Reserved 011: RUN_WAIT_FRM, waiting for the frame 100: SUSPEND, RX descriptor is unavailable 101: RUN_CLOSE_DESC, closing RX descriptor 110: Reserved 111: RUN_TRANS_DATA, passing the frame from host memory to RX DMA FIFO

15.1.7.25 0x00C4 GMAC Receive DMA Current Descriptor Register (Default Value: 0x0000_0000)

Offset: 0x00C4			Register Name: GMAC_RX_DMA_CUR_DESC
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	The address of current receive descriptor

15.1.7.26 0x00C8 GMAC Receive DMA Current Buffer Address Register (Default Value: 0x0000_0000)

Offset: 0x00C8			Register Name: GMAC_RX_DMA_CUR_BUF
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	The address of current receive DMA buffer

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.1.7.27 0x00D0 GMAC RGMII Status Register (Default Value: 0x0000_0000)

Offset: 0x00D0			Register Name: GMAC_RGMII_STA
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3	R	0x0	RGMII_LINK The link status of the RGMII interface 0: Down 1: Up
2:1	R	0x0	RGMII_LINK_SPD The link speed of the RGMII interface 00: 2.5 MHz 01: 25 MHz 10: 125 MHz 11: Reserved
0	R	0x0	RGMII_LINK_MD The link mode of the RGMII interface 0: Half-Duplex 1: Full-Duplex

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.2 USB2.0 DRD (USB0)

15.2.1 Overview

The USB2.0 dual-role device (USB2.0 DRD) supports both device and host functions which can also be configured as a Host-only or Device-only controller.

For saving CPU bandwidth, the DMA interface of the DRD module can also support the external DMA controller to do the data transfer between the memory and the DRD FIFO. The DRD core also supports USB power saving functions.

The USB2.0 DRD has the following features:

- Complies with USB2.0 Specification
- Supports USB Host function
  - Compatible with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0
  - Compatible with Open Host Controller Interface (OHCI) Specification, Version 1.0a
  - Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s), and Low-Speed (LS, 1.5 Mbit/s)
  - Supports only 1 USB Root port shared between EHCI and OHCI
- Supports USB Device function
  - Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s)
  - Supports bi-directional endpoint0 (EP0) for Control transfer
  - Up to 10 user-configurable endpoints (EP1+, EP1-, EP2+, EP2-, EP3+, EP3-, EP4+, EP4-, EP5+, EP5-) for Bulk transfer, Isochronous transfer and Interrupt transfer
  - Up to (8 KB + 64 Bytes) FIFO for all EPs (including EP0)
  - Supports interface to an external Normal DMA controller for every EP
- Supports an internal DMA controller for data transfer with memory
- Supports High-Bandwidth Isochronous & Interrupt transfers
- Automated splitting/combining of packets for Bulk transfers
- Supports point-to-point and point-to-multipoint transfer in both Host and Peripheral modes
- Includes automatic ping capabilities
- Soft connect/disconnect function
- Performs all transaction scheduling in hardware
- Power optimization and power management capabilities
- Device and host controller share a 4K SRAM and a physical PHY

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.2.2 Block Diagram

The following figure shows the block diagram of USB2.0 DRD Controller.

Figure 15-4 USB2.0 DRD Controller Block Diagram



15.2.3 External Signals

Table 15-4 USB2.0 DRD External Signals

Signal	Description	Type
USB0-DP	USB2.0 DRD differential signal positive	AI/O
USB0-DM	USB2.0 DRD differential signal negative	AI/O

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.2.4 Functional Description

15.2.4.1 Controller and PHY Connection Diagram

Figure 15-5 USB2.0 DRD Controller and PHY Connection Diagram



Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.3 USB2.0 HOST (USB1)

15.3.1 Overview

The USB Host Controller is fully compliant with USB 2.0 Specification, Enhanced Host Controller Interface (EHCI) Specification Revision 1.0 and Open Host Controller Interface (OHCI) Specification Release 1.0a. The controller supports high-speed, 480-Mbit/s transfers (40 times faster than USB 1.1 full-speed mode) using an EHCI Host Controller, as well as full and low speeds through one or more integrated OHCI Host Controllers.

The USB2.0 host controller includes the following features:

- Supports industry-standard AMBA High-Performance Bus (AHB) and it is fully compliant with the AMBA Specification, Revision 2.0. Supports bus.
- Supports 32-bit Little Endian AMBA AHB Slave Bus for Register Access.
- Supports 35-bit Little Endian AMBA AHB Master Bus for Memory Access.
- Including an internal DMA Controller for data transfer with memory.
- Complies with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0, and the Open Host Controller Interface (OHCI) Specification, Version 1.0a.
- Supports High-Speed (HS, 480-Mbit/s), Full-Speed (FS, 12-Mbit/s), and Low-Speed (LS, 1.5-Mbit/s) Device.
- Supports the UTMI+ Level 3 interface. The 8-bit bidirectional data buses are used.
- Supports only 1 USB Root Port shared between EHCI and OHCI.

15.3.2 Block Diagram

The following figure shows the block diagram of USB2.0 Host Controller.

Figure 15-6 USB2.0 Host Controller Block Diagram



15.3.3 External Signals

Table 15-5 USB2.0 Host External Signals

Signal	Description	Type

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Signal	Description	Type
USB1-DP	USB2.0 Host differential signal positive	AI/O
USB1-DM	USB2.0 Host differential signal negative	AI/O

15.3.4 Functional Description

15.3.4.1 Controller and PHY Connection Diagram

Figure 15-7 USB2.0 Host Controller and PHY Connection Diagram



Draft Version

15.4 General Purpose ADC (GPADC)

15.4.1 Overview

The General Purpose ADC (GPADC) can convert the external signal into a certain proportion of digital value, to realize the measurement of analog signal, which can be applied to power detection and key detection.

The GPADC has the following features:

- Successive-Approximation Register ADC (SAR ADC) with 2 channels
- 64 FIFO depth of data register
- 12-bit sampling resolution
- Up to 1 MHz sampling frequency
- Input voltage: 0 V to 1.8 V.
- Supports data comparison and interrupts
- Three operation modes
  - Single conversion mode
  - Continuous conversion mode
  - Burst conversion mode

15.4.2 Block Diagram

The following table shows the block diagram of the GPADC.

Figure 15-8 GPADC Block Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.4.3 External Signals

The following table describes the external signals of the GPADC.

Table 15-6 GPADC External Signals

Signal Name	Description	Type
GPADC0	General Purpose ADC0 Input 0	AI
GPADC1	General Purpose ADC0 Input 1	AI

15.4.4 Functional Description

15.4.4.1 Operation Mode

- Single conversion mode

The GPADC samples and converts once in a specified channel, and then the converted data is updated at the data registers of the corresponding channels.

- Continuous conversion mode

The GPADC keeps sampling and converting in a specified channel until the ADC is disabled, and then the converted data is updated at the data registers of the corresponding channels.

- Burst conversion mode

The GPADC keeps sampling and converting in a specified channel until the ADC is disabled, and then the converted data is sequentially stored at the FIFO.

15.4.4.2 Clock and Timing Requirements

CLK_IN = 24 MHz

CONV_TIME(Conversion Time) = 1/(24MHz/14Cycles) =0.583 (us)

TACQ > 10RC (R is output impedance of ADC sample circuit, C = 6.4 pF)

ADC Sample Frequency > TACQ+CONV_TIME

Figure 15-9 GPADC Timing Requirement



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.4.4.3 GPADC Calculation Formula

GPADC calculation formula: GPADC_DATA = V_{in}/V_{REF}*4095

Where:

V_{REF} = 1.8 V

15.4.5 Programming Guidelines

15.4.5.1 Initialization

The GPADC initial process is as follows.

Figure 15-10 GPADC Initial Process



Query Mode

Take channel0 for example:

Step 1 Write 0x1 to the bit [16] of GPADC_BGR_REG to deassert reset.

Step 2 Write 0x1 to the bit [0] of GPADC_BGR_REG to enable the GPADC clock.

Step 3 Write 0x2F to the bit [15:0] of GP_SR_CON to set the acquiring time of ADC.

Step 4 Write 0x1DF to the bit [31:16] of GP_SR_CON to set the ADC sample frequency divider.

Step 5 Write 0x2 to the bit [19:18] of GP_CTRL to set the continuous conversion mode.

Step 6 Write 0x1 to the bit [16] of GP_CTRL to enable the ADC function.

Step 7 Write 0x1 to the bit [0] of GP_CS_EN to enable the analog input channel.

Step 8 Read the bit [0] of GP_DATA_INTS. If the bit is 1, then data conversion is complete.

Step 9 Read the bit [11:0] of GP_CH0_DATA, and calculate voltage value based on GPADC formula.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Interrupt Mode

Take channel0 for example:

Step 1 Write 0x1 to the bit [16] of GPADC_BGR_REG to deassert reset.

Step 2 Write 0x1 to the bit [0] of GPADC_BGR_REG to enable the GPADC clock.

Step 3 Write 0x2F to the bit [15:0] of GP_SR_CON to set the acquiring time of ADC.

Step 4 Write 0x1DF to the bit [31:16] of GP_SR_CON to set the ADC sample frequency divider.

Step 5 Write 0x2 to the bit [19:18] of GP_CTRL to set the continuous conversion mode.

Step 6 Write 0x1 to the bit [0] of GP_DATA_INTC to enable the GPADC data interrupt.

Step 7 Set interrupt based on PLIC module.

Step 8 Put interrupt handler address into interrupt vector table based on the GPADC IRQ number.

Step 9 Write 0x1 to the bit16 of GP_CTRL to enable the ADC function.

Step 10 Write 0x1 to the bit [0] of GP_CS_EN to enable the analog input channel.

Step 11 Read the bit [11:0] of GP_CH0_DATA from the interrupt handler, calculate voltage value based on GPADC formula.

15.4.6 Register List

Module Name	Base Address
GPADC	0x02009000

Register Name	Offset	Description
GP_SR_CON	0x0000	GPADC Sample Rate Configure Register
GP_CTRL	0x0004	GPADC Control Register
GP_CS_EN	0x0008	GPADC Compare and Select Enable Register
GP_FIFO_INTC	0x000C	GPADC FIFO Interrupt Control Register
GP_FIFO_INTS	0x0010	GPADC FIFO Interrupt Status Register
GP_FIFO_DATA	0x0014	GPADC FIFO Data Register
GP_CDATA	0x0018	GPADC Calibration Data Register
GP_DATAL_INTC	0x0020	GPADC Data Low Interrupt Configure Register
GP_DATAH_INTC	0x0024	GPADC Data High Interrupt Configure Register
GP_DATA_INTC	0x0028	GPADC Data Interrupt Configure Register
GP_DATAL_INTS	0x0030	GPADC Data Low Interrupt Status Register
GP_DATAH_INTS	0x0034	GPADC Data High Interrupt Status Register
GP_DATA_INTS	0x0038	GPADC Data Interrupt Status Register
GP_CH0_CMP_DATA	0x0040	GPADC CH0 Compare Data Register
GP_CH1_CMP_DATA	0x0044	GPADC CH1 Compare Data Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
GP_CH0_DATA	0x0080	GPADC CH0 Data Register
GP_CH1_DATA	0x0084	GPADC CH1 Data Register

15.4.7 Register Description

15.4.7.1 0x0000 GPADC Sample Rate Configure Register (Default Value: 0x01DF_002F)

Offset: 0x0000			Register Name: GP_SR_CON
Bit	Read/Write	Default/Hex	Description
31: 16	R/W	0x1DF	FS_DIV ADC Sample Frequency Divider CLK_IN/(n+1) Default value: 50K
15:0	R/W	0x2F	TACQ ADC Acquiring Time (n+1)/CLK_IN Default value: 2 us

15.4.7.2 0x0004 GPADC Control Register (Default Value: 0x0080_0000)

Offset: 0x0004			Register Name: GP_CTRL
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x0	ADC_FIRST_DLY ADC First Convert Delay setting ADC conversion of each channel is delayed by N samples.
23	R/W	0x1	ADC_AUTOCALI_EN ADC Auto Calibration
22	/	/	/
21:20	R/W	0x0	ADC_OP_BIAS ADC OP Bias Adjust the bandwidth of the ADC amplifier.
19:18	R/W	0x0	GP_MODE GPADC Work Mode 00: Single conversion mode 01: Reserved 10: Continuous conversion mode 11: Burst conversion mode
17	R/W	0x0	ADC_CALI_EN ADC Calibration 1: Start Calibration, it is cleared to 0 after calibration

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: GP_CTRL
Bit	Read/Write	Default/Hex	Description
16	R/W	0x0	ADC_EN ADC Function Enable Before the bit is enabled, configure ADC parameters including the work mode and channel number, etc. 0: Disable 1: Enable When selecting a single conversion mode, the bit can be cleared automatically after the switch is completed.
15:0	/	/	/

15.4.7.3 0x0008 GPADC Compare and Select Enable Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: GP_CS_EN
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W	0x0	ADC_CH1_CMP_EN Channel 1 Compare Enable 0: Disable 1: Enable
16	R/W	0x0	ADC_CH0_CMP_EN Channel 0 Compare Enable 0: Disable 1: Enable
15:2	/	/	/
1	R/W	0x0	ADC_CH1_SELECT Analog input channel 1 Select 0: Disable 1: Enable
0	R/W	0x0	ADC_CH0_SELECT Analog input channel 0 Select 0: Disable 1: Enable

15.4.7.4 0x000C GPADC FIFO Interrupt Control Register (Default Value: 0x0000_1F00)

Offset: 0x000C			Register Name: GP_FIFO_INTC
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: GP_FIFO_INTC
Bit	Read/Write	Default/Hex	Description
18	R/W	0x0	FIFO_DATA_DRQ_EN ADC FIFO Date DRQ Enable 0: Disable 1: Enable
17	R/W	0x0	FIFO_OVERRUN_IRQ_EN ADC FIFO Over Run IRQ Enable 0: Disable 1: Enable
16	R/W	0x0	FIFO_DATA_IRQ_EN ADC FIFO Data Available IRQ Enable 0: Disable 1: Enable
15:14	/	/	/
13:8	R/W	0x1F	FIFO_TRIG_LEVEL Interrupt trigger level for ADC Trigger Level = TXTL + 1
7:5	/	/	/
4	R/WAC	0x0	FIFO_FLUSH ADC FIFO Flush Write '1' to flush TX FIFO, self-clear to '0'.
3:0	/	/	/

15.4.7.5 0x0010 GPADC FIFO Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: GP_FIFO_INTS
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W1C	0x0	FIFO_OVERRUN_PENDING. ADC FIFO Over Run IRQ pending 0: No Pending IRQ 1: FIFO Overrun Pending IRQ Write '1' to clear this interrupt
16	R/W1C	0x0	FIFO_DATA_PENDING. ADC FIFO Data Available Pending Bit 0: NO Pending IRQ 1: FIFO Available Pending IRQ Write '1' to clear this interrupt
15	/	/	/
14:8	R	0x0	RXA_CNT. ADC FIFO available Sample Word Counter
7:0	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.4.7.6 0x0014 GPADC FIFO Data Register (Default Value: UDF)

Offset: 0x0014			Register Name: GP_FIFO_DATA
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R	UDF	GP_FIFO_DATA GPADC Data in FIFO

15.4.7.7 0x0018 GPADC Calibration Data Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: GP_CDATA
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R/W	0x000	GP_CDATA GPADC Calibration Data

15.4.7.8 0x0020 GPADC Data Low Interrupt Configure Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: GP_DATAL_INTC
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W	0x0	CH1_LOW_IRQ_EN Channel 1 Voltage Low Available Interrupt Enable 0: Disable 1: Enable
0	R/W	0x0	CH0_LOW_IRQ_EN Channel 0 Voltage Low Available Interrupt Enable 0: Disable 1: Enable

15.4.7.9 0x0024 GPADC Data High Interrupt Configure Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: GP_DATAH_INTC
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W	0x0	CH1_HIG_IRQ_EN Channel 1 Voltage High Available Interrupt Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0024			Register Name: GP_DATAH_INTC
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	CH0_HIG_IRQ_EN Channel 0 Voltage High Available Interrupt Enable 0: Disable 1: Enable

15.4.7.10 0x0028 GPADC Data Interrupt Configure Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: GP_DATA_INTC
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W	0x0	CH1_DATA_IRQ_EN Channel 1 Data Available Interrupt Enable 0: Disable 1: Enable
0	R/W	0x0	CH0_DATA_IRQ_EN Channel 0 Data Available Interrupt Enable 0: Disable 1: Enable

15.4.7.11 0x0030 GPADC Data Low Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: GP_DATAL_INTS
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W1C	0x0	CH1_LOW_PENGDING Channel 1 Voltage Low Available Interrupt Status 0: NO Pending IRQ 1: Channel 1 Voltage Low Available Pending IRQ Write '1' to clear this interrupt or automatic clear if interrupt condition fails
0	R/W1C	0x0	CH0_LOW_PENGDING Channel 0 Voltage Low Available Interrupt Status 0: NO Pending IRQ 1: Channel 0 Voltage Low Available Pending IRQ Write '1' to clear this interrupt or automatic clear if interrupt condition fails

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.4.7.12 0x0034 GPADC Data High Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0034			Register Name: GP_DATAH_INTS
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W1C	0x0	CH1_HIG_PENGDING Channel 1 Voltage High Available Interrupt Status 0: No Pending IRQ 1: Channel 1 Voltage High Available Pending IRQ Write '1' to clear this interrupt or automatic clear if interrupt condition fails
0	R/W1C	0x0	CH0_HIG_PENGDING Channel 0 Voltage High Available Interrupt Status 0: No Pending IRQ 1: Channel 0 Voltage High Available Pending IRQ Write '1' to clear this interrupt or automatic clear if interrupt condition fails

15.4.7.13 0x0038 GPADC Data Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: GP_DATA_INTS
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1	R/W1C	0x0	CH1_DATA_PENGDING Channel 1 Data Available Interrupt Status 0: No Pending IRQ 1: Channel 1 Data Available Pending IRQ Write '1' to clear this interrupt or automatic clear if interrupt condition fails
0	R/W1C	0x0	CH0_DATA_PENGDING Channel 0 Data Available Interrupt Status 0: No Pending IRQ 1: Channel 0 Data Available Pending IRQ Write '1' to clear this interrupt or automatic clear if interrupt condition fails

15.4.7.14 0x0040 GPADC CH0 Compare Data Register (Default Value: 0x0BFF_0400)

Offset: 0x0040			Register Name: GP_CH0_CMP_DATA
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: GP_CH0_CMP_DATA
Bit	Read/Write	Default/Hex	Description
27:16	R/W	0xBFF	CH0_CMP_HIG_DATA Channel 0 Voltage High Value
15:12	/	/	/
11:0	R/W	0x400	CH0_CMP_LOW_DATA Channel 0 Voltage Low Value

15.4.7.15 0x0044 GPADC CH1 Compare Data Register (Default Value: 0x0BFF_0400)

Offset: 0x0044			Register Name: GP_CH1_CMP_DATA
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16	R/W	0xBFF	CH1_CMP_HIG_DATA Channel 1 Voltage High Value
15:12	/	/	/
11:0	R/W	0x400	CH1_CMP_LOW_DATA Channel 1 Voltage Low Value

15.4.7.16 0x0080 GPADC CH0 Data Register (Default Value: 0x0000_0000)

Offset: 0x0080			Register Name: GP_CH0_DATA
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R	0x000	GP_CH0_DATA Channel 0 Data

15.4.7.17 0x0084 GPADC CH1 Data Register (Default Value: 0x0000_0000)

Offset: 0x0084			Register Name: GP_CH1_DATA
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R	0x000	GP_CH1_DATA Channel 1 Data

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.5 Touch Panel ADC (TPADC)

15.5.1 Overview

The Touch Panel ADC (TPADC) is a 4-wire resistive touch screen controller, including a 12-bit SAR type A/D converter.

The TPADC has the following features:

- 12-bit SAR type A/D converter
- Configurable sample frequency up to 750 kHz
- One 32x12 FIFO for storing A/D conversion result
- Supports DMA slave interface
- Supports 4-wire resistive touch panel input detection
  - Supports pen down detection with programmable sensitivity
  - Supports single touch coordinate measurement
  - Supports dual touch detection
  - Supports touch pressure measurement with programmable threshold
  - Supports median and averaging filter for noise reduction
  - Supports X and Y coordinate exchange function
- Supports Aux ADC with up to 4 channels

15.5.2 Block Diagram

The following figure shows the block diagram of the TPADC.

Figure 15-11 TPADC Block Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.5.3 External Signals

The following table describes the external signals of the TPADC. The TPADC pin is the analog input signal.

Table 15-7 TPADC External Signals

Signal Name	Description	Type
TP-X1	Touch Panel X1 Input	AI
TP-X2	Touch Panel X2 Input	AI
TP-Y1	Touch Panel Y1 Input	AI
TP-Y2	Touch Panel Y2 Input	AI

15.5.4 Functional Description

15.5.4.1 Single-ended Mode and Differential Mode

The controller is a typical type of successive approximation ADC (SAR ADC) which contains a sample/hold, analog-to-digital conversion, serial data output functions.

The analog inputs (X+, X-, Y+, Y-) enter the ADC through the control register, the ADC can work in single-ended or differential mode. Selecting Aux ADC should work in single-ended mode; for a touch screen application, it works in a differential mode, which can effectively eliminate the impact on conversion accuracy caused by the parasitic resistance of the driver switch and external interference.

The following figure shows TPADC Single-Ended Mode for the measurement of Aux, using the 1.8V reference source as the ADC reference voltage.

Figure 15-12 TPADC Single-Ended Mode for AUX ADC



Figure 15-13 shows TPADC differential mode for the measurement of X/Y/Z coordinate of Touch Panel. The advantage of differential mode: +REF and –REF can directly input to the Y+ and Y-(or X+ and X-), which can eliminate the measurement error of X+/X-(or Y+/Y-) because of the switch

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

on resistance. The disadvantage is that: both the sample or conversion process, the driver will need to be enabled. Compared with single-ended mode, the power consumption increases.

Figure 15-13 TPADC Differential Mode for Touch Panel



15.5.4.2 Single Touch Measurement

The following figure shows the operation principle of the single touch X-Coordinate measurement.

Figure 15-14 Single Touch X-Coordinate Measurement for Touch Panel



For an X coordinate measurement, the X+ pin is internally switched to VCC_REF and X- to GND. The X plate becomes a potential divider, and the voltage at the point of contact is proportional to its X co-ordinate. This voltage is measured on the Y+, which carries no current (hence there is no voltage drop in RY+ or RY-). Due to the ratio metric measurement method, the supply voltage does not affect measurement accuracy. The voltage references VREF+ and VREF- are taken from

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

after the matrix switches, so that any voltage drop in these switches has no effect on the ADC measurement.

Y coordinate measurements are similar to X coordinate measurements, with the X and Y plates interchanged.

15.5.4.3 Dual Touch Measurement

In single touch mode, it only needs to test X+ and Y+ signals. But in dual touch mode, it needs to test X+, X-, Y+, and Y- signals. The following figure shows the operation principle of dual touch detection for touch panel.

Figure 15-15 Dual Touch Detection for Touch Panel



For X coordinates measurement, the X+ pin is internally switched to 3 V and X- to GND. The controller needs to test Y+ and Y-, Y coordinates measurement is similar. And record ぱX=|X+ - X-|, ぱY= | Y+ - Y-|. In practice, we can set a threshold. If ぱX or ぱY greater than the threshold, we consider it as a dual touch, otherwise as a single touch.

15.5.4.4 Touch Pressure Measurement

The pressure applied to the touch screen by a pen or finger to filter unavailable can also be measured by the controller using some simple calculations. The contact resistance between the X and Y plates is measured, which provides a good indication of the size of the depressed area and the applied pressure. The area of the touch spot t is proportional to the size of the object touching it. And the value of this resistance (Rtouch) can be calculated using two different methods.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-16 Touch Pressure Measurement for Touch Panel



- First Method

The first method requires the user to know the total resistance of the X plate tablet (R_{XPLATE}). Three touch screen conversions are required: measurement of the X position, XPOSITION(Y+ input); measurement of the X+ input with the excitation voltage applied to Y+ and X– (Z1 measurement); and measurement of the Y– input with the excitation voltage applied to Y+ and X– (Z2 measurement). These three measurements are illustrated in following Figure. The controller have two special ADC channel settings to configure the X and Y switches for the Z1 and Z2 measurements and store the results in the Z1 and Z2 result registers. The touch resistance (R_{TOUCH}) can then be calculated using the following equation.

$R_{TOUCH} = (R_{XPLATE}) \times (X_{POSITION}/4096) \times [(Z2/Z1) - 1]$

- Second Method

The second method requires the user to know the resistance of the X-plate and Y-plate tablets. Three touch screen conversions are required: a measurement of the X position ($X_{POSITION}$), the Y position ($Y_{POSITION}$), and the Z1 position. The following equation also calculates the touch resistance (R_{TOUCH}).

$R_{TOUCH} = R_{XPLATE} \times (X_{POSITION}/4096) \times [(4096/Z1) - 1] - RYPLATE \times [1 - (Y_{POSITION}/4096)]$

15.5.4.5 Pen Down Detection

Pen down detection is used as an interrupt to the host. RIRQ is an internal pull-up resistor with a programmable value from 6 kΩ to 96 kΩ (default 48 kΩ).

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-17 Pen Down Detection for Touch Panel



The pen down IRQ output is pulled high by an internal pull-up. In the pen down detection, the Y– driver is enabled and connected to GND, and the pen down IRQ output is connected to the X+ input. When the panel is touched, the X+ input is pulled to ground through the touch screen, and the pen down IRQ output goes low because of the current path through the panel to GND, initiating an interrupt to the processor.

During the measurement cycle for X-, Y-, and Z-position, the X+ input is disconnected from the pen down IRQ pull-down transistor to eliminate any pull-up resistor leakage current from flowing through the touch screen, thus causing no errors.

15.5.4.6 Median and Averaging Filter

Touch screens are composed of two resistive layers, normally placed over an LCD screen. Because these layers are in close proximity to the LCD screen, noise can be coupled from the screen onto these resistive layers, causing errors in the touch screen positional measurements.

The controller contain a filtering block to process the data and discard the spurious noise before sending the information to the host. The purpose of this block is not only the suppression of noise; the on-chip filtering also greatly reduces the host processing loading.

The processing function consists of two filters that are applied to the converted results: the median filter and the averaging filter. The median filter suppresses the isolated out-of-range noise and sets the number of measurements to be taken. These measurements are arranged in a temporary array, where the first value is the smallest measurement and the last value is the largest measurement. Then the averaging filter size determines the number of values to average. There are four choices which is configured by TP_CTRL_REG3 register (bit 1 and bit 0) to filtrate the ADC sampling data.

Table 15-8 Median and Averaging Filter Size

Bit1	Bit0	Averaging Filter Size	Median Filter Size
0	0	2	4
0	1	3	5
1	0	4	8

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit1	Bit0	Averaging Filter Size	Median Filter Size
1	1	8	16

Example: In this example, the bit[1:0] of TP_CTRL_REG3 is configured as 2'b11. So the median filter has a window size of 16. This means that 16 measurements are taken and arranged in descending order in a temporary array. The averaging window size in this example is 8. The output is the average of the middle eight values of the 16 measurements taken with the median filter.

Table 15-9 Median and Averaging Filter Example



15.5.5 Register List

Module Name	Base Address
TPADC	0x02009C00

Register Name	Offset	Description
TP_CTRL_REG0	0x0000	TP Control Register 0
TP_CTRL_REG1	0x0004	TP Control Register 1
TP_CTRL_REG2	0x0008	TP Control Register 2
TP_CTRL_REG3	0x000C	TP Control Register 3
TP_INT_FIFO_CTRL_REG	0x0010	TP Interrupt FIFO Control Register
TP_INT_FIFO_STAT_REG	0x0014	TP Interrupt FIFO Status Register
TP_CALI_DATA_REG	0x001C	TP Calibration Data Register
TP_DATA_REG	0x0024	TP Data Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.5.6 Register Description

15.5.6.1 0x0000 TP Control Register 0 (Default Value:0x0F80_0000)

Offset: 0x0000			Register Name: TP_CTRL_REG0
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0xF	ADC_FIRST_DLY ADC First Convert Delay Time (T_FCDT) Setting Based on ADC first convert delay mode select (Bit 23) T_FCDT = ADC_FIRST_DLY * ADC_FIRST_DLY_MODE
23	R/W	0x1	ADC_FIRST_DLY_MODE ADC First Convert Delay Mode Select 0: CLK_IN/16 1: CLK_IN/16*256
22	/	/	/
21:20	R/W	0x0	ADC_CLK_DIVIDER ADC Clock Divider (CLK_IN) 00: CLK/2 01: CLK/3 10: CLK/6 11: CLK/1
19:16	R/W	0x0	FS_DIV ADC Sample Frequency Divider 0000: CLK_IN/$2^{(20-0)}$ 0001: CLK_IN/$2^{(20-1)}$ 0010: CLK_IN/$2^{(20-2)}$ .... 1111: CLK_IN/$2^{(20-15)}$
15:0	R/W	0x0	TACQ Touch panel ADC acquire time CLK_IN/(16*(N+1))

15.5.6.2 0x0004 TP Control Register 1 (Default Value:0x0000_0101)

Offset: 0x0004			Register Name: TP_CTRL_REG1
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19:12	R/W	0x0	STYLUS_UP_DEBOUNCE Stylus Up De-bounce Time Setting 0x00: 0 .... 0xFF: 2N*(CLK_IN/16*256)

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: TP_CTRL_REG1
Bit	Read/Write	Default/Hex	Description
11:10	/	/	/
9	R/W	0x0	STYLUS_UP_DEBOUCE_EN Stylus Up Debounce Function Select 0: Disable 1: Enable
8	R/W	0x1	CHOPPER_EN T-sensor Chopping Enable 0: Disable 1: Enable This field is not used when there is no T-sensor in TPADC
7	R/WAC	0x0	TOUCH_PAN_CALI_EN Touch Panel Calibration 1: Start calibration, it is cleared to 0 after calibration
6	R/W	0x0	TP_DUAL_EN Touch Panel Double Point Enable 0: Disable 1: Enable
5	R/W	0x0	TP_EN. TP Function Enable 0: Disable 1: Enable
4	R/W	0x0	TP_MODE_SELECT. Touch Panel Mode and Auxiliary ADC Mode Select 0: TP 1: Auxiliary ADC
3	R/W	0x0	ADC_CHAN3_SELECT Analog Input Channel 3 Select 0: Disable 1: Enable
2	R/W	0x0	ADC_CHAN2_SELECT Analog Input Channel 2 Select 0: Disable 1: Enable
1	R/W	0x0	ADC_CHAN1_SELECT Analog Input Channel 1 Select 0: Disable 1: Enable
0	R/W	0x1	ADC_CHAN0_SELECT Analog Input Channel 0 Select 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

CHAN0–3 can be selected at the same time. If N channel is selected, each channel has 1/N full speed of the ADC. If only one channel is selected, it has the full conversion rate. CHAN0–3 correspond to TP_YN, TP_YP, TP_XN, TP_XP.

15.5.6.3 0x0008 TP Control Register 2 (Default Value:0x8000_0FFF)

Offset: 0x0008			Register Name: TP_CTRL_REG2
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x8	TP_SENSITIVE_ADJUST Internal Pull-up Resistor Control 0000: Least sensitive ..... 1111: Most sensitive This field is used to adjust sensitivity of pen down detection.
27:26	R/W	0x0	TP_FIFO_MODE_SELECT TP FIFO Access Data Mode Select 00: FIFO store X1,Y1 data for single touch no pressure mode 01: FIFO store X1,Y1, △X, △Y data for dual touch no pressure mode 10: FIFO store X1,Y1, X2,Y2 data for dual touch no pressure mode 11: FIFO store X1,Y1, X2,Y2,Z1,Z2 data for dual touch and pressure mode The ADC output data in single touch mode can store in FIFO with TP_FIFO_MODE_SELECT configured as 01,10,11. The data △X and △Y are theoretically equal to 0, and X2,Y2 are equal to X1,Y1. When PRE_MEA_EN is set and TP_FIFO_MODE_SELECT is not configured as 2'b11, X and Y data will not be stored unless x1*(z2-z1)/z1 < PRE_MEA_THRE_CNT. Z data will always be zero when TP_FIFO_MODE_SELECT is configured as 2'b11 but PRE_MEA_EN is not set.
25	/	/	/
24	R/W	0x0	PRE_MEA_EN TP Pressure Measurement Enable Control 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: TP_CTRL_REG2
Bit	Read/Write	Default/Hex	Description
23:0	R/W	0xFFF	PRE_MEA_THRE_CNT TP Pressure Measurement Threshold Control 0x000000: Least sensitive 0xFFFFFF: Most sensitive This field is used to adjust sensitivity of touch.

15.5.6.4 0x000C TP Control Register 3 (Default Value:0x0000_0001)

Offset: 0x000C			Register Name: TP_CTRL_REG3
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	FILTER_EN Filter Enable 0: Disable 1: Enable
1:0	R/W	0x1	FILTER_TYPE Filter Type 00: 4/2 01: 5/3 10: 8/4 11: 16/8

15.5.6.5 0x0010 TP Interrupt& FIFO Control Register (Default Value:0x0000_0F00)

Offset: 0x0010			Register Name: TP_INT_FIFO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W	0x0	TP_OVERRUN_IRQ_EN TP FIFO Overrun IRQ Enable 0: Disable 1: Enable
16	R/W	0x0	TP_DATA_IRQ_EN TP FIFO Data Available IRQ Enable 0: Disable 1: Enable
15:14	/	/	/
13	R/W	0x0	TP_DATA_XY_CHANGE TP FIFO X,Y Data Interchange Function Select 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: TP_INT_FIFO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
12:8	R/W	0xF	TP_FIFO_TRIG_LEVEL TP FIFO Data Available Trigger Level Interrupt and DMA request trigger level for TP or Auxiliary ADC Trigger Level = TXTL + 1
7	R/W	0x0	TP_DATA_DRQ_EN TP FIFO Data Available DRQ Enable 0: Disable 1: Enable
6:5	/	/	/
4	R/WAC	0x0	TP_FIFO_FLUSH TP FIFO Flush Write '1' to flush TX FIFO, self clear to '0'
3:2	/	/	/
1	R/W	0x0	TP_UP_IRQ_EN Touch Panel Last Touch (Stylus Up) IRQ Enable 0: Disable 1: Enable
0	R/W	0x0	TP_DOWN_IRQ_EN Touch Panel First Touch (Stylus Down) IRQ Enable 0: Disable 1: Enable

15.5.6.6 0x0014 TP Interrupt& FIFO Status Register (Default Value:0x0000_0000)

Offset: 0x0014			Register Name: TP_INT_FIFO_STAT_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W1C	0x0	FIFO_OVERRUN_PENDING TP FIFO Overrun IRQ pending 0: No Pending IRQ 1: FIFO Overrun Pending IRQ Write '1' to clear this interrupt or automatically clear if interrupt condition fails.
16	R/W1C	0x0	FIFO_DATA_PENDING TP FIFO Data Available Pending Bit 0: NO Pending IRQ 1: FIFO Available Pending IRQ Write '1' to clear this interrupt or automatically clear if FIFO flushed.
15:14	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: TP_INT_FIFO_STAT_REG
Bit	Read/Write	Default/Hex	Description
13:8	R	0x0	RXA_CNT TP FIFO Available Sample Word Counter
7:3	/	/	/
2	R	0x0	TP_IDLE_FLG Touch Panel Idle Flag 0: Idle 1: Not idle
1	R/W1C	0x0	TP_UP_PENDING Touch Panel Last Touch (Stylus Up) IRQ Pending bit 0: No IRQ 1: IRQ Writing 1 to the bit clears it and its corresponding interrupt if the interrupt is enabled.
0	R/W1C	0x0	TP_DOWN_PENDING Touch Panel First Touch (Stylus Down) IRQ Pending bit 0: No IRQ 1: IRQ Writing 1 to the bit clears it and its corresponding interrupt if the interrupt is enabled.

15.5.6.7 0x001C TP Calibration Data Register (Default Value:0x0000_0800)

Offset: 0x001C			Register Name: TP_CALI_DATA_REG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R/W	0x800	TP_CDAT TP Common Data It is used to adjust the tolerance of the internal ADC.

15.5.6.8 0x0024 TP Data Register (Default Value:0x0000_0000)

In touch panel mode, the data stored in this register bases on TP_FIFO_MODE_SELECT. In Auxiliary ADC mode, the data stored in this register bases on ADC_CHAN_SELECT. If four channels are enabled, FIFO will access the input data in successive turn (ADC_CHAN0 -> ADC_CHAN1 -> ADC_CHAN2 -> ADC_CHAN3). If only two or three channels are selected, such as ADC_CHAN0 and ADC_CHAN3, firstly ADC_CHAN0 input data is accessed, then ADC_CHAN3 input data.

Offset: 0x0024			Register Name: TP_DATA_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0024			Register Name: TP_DATA_REG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R	0x0	TP_DATA Touch Panel X ,Y data or Auxiliary analogy input data converted by the internal ADC.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6 GPIO

15.6.1 Overview

The General Purpose Input/Output (GPIO) is one of the blocks controlling the chip multiplexing pins. Each pin can be configured as input or output and these pins are used to generate input signals or output signals for special purposes.

The GPIO has the following features:

- 7 groups of ports (PA, PB, PC, PD, PE, PF, PG)
- Software control for each signal pin
- Each GPIO peripheral can produce an interrupt
- Pull-up/Pull-down/no-Pull register control
- Control the direction of every signal
- 4 drive strengths in each operating mode
- Up to 92 interrupts
- Configurable interrupt edges

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.2 Block Diagram

The following figure shows the block diagram of the GPIO.

Figure 15-18 GPIO Block Diagram



The overall I/O ports consists of the digital part (GPIO, peripheral interfaces) and IO analog part (output buffer, dual pull down, pad). The output of digital part can be selected by MUX, and the analog part can be used to configure pull-up/pull-down registers, driving strengths and so on.

When in the read operation, read the current pin level to the bus of internal registers. When not in the read operation, the external pins aren't connected to the bus of internal registers, which is called the high-impedance status.

15.6.3 Functional Description

15.6.3.1 Port Function

The Port Controller supports 7 GPIOs, every GPIO can be configured as Input, Output, Function Peripheral, I/O disable or Interrupt function. The configuration instruction of every function is as follows.

Table 15-10 Port Function

Category	Function	Buffer Strength	Pull Up	Pull Down

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Category	Function	Buffer Strength	Pull Up	Pull Down
Input	GPIO/Multiplexing Input	/	X	X
Output	GPIO/Multiplexing Output	Y	X	X
Disable	Pull Up	/	Y	N
	Pull Down	/	N	Y
Interrupt	Trigger	/	X	X

NOTE

/: Configuration is unnecessary and invalid.

Y: Configuration is necessary. If no configuration, it will be configured to the default status.

X: Configuration is selected according to the actual situation

N: Configuration is forbidden.

15.6.3.2 Pull-up, Pull-down, and High-impedance Input

Each IO can be configured as the internal pull-up, pull-down, or high-impedance input mode.

Figure 15-19 Pull-up, Pull-down, and High-impedance Input Mode



High-impedance: The output port is in the floating status. All the drives are turned off, and their levels are depended by the external levels.

Pull-up: The uncertain signals are pulled high by resistors, which performs the current-limiting function. In pull-up status, the IO is pulled up to VCC by Rpu.

Pull-down: The uncertain signals are pulled low by resistors. In pull-down status, the IO is pulled down to GND by Rpd.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

NOTE

The pull-up/down resistor value of each IO is around 100K.

Whether pull-down, pull-up or high-impedance input is decided by the external circuit.

15.6.3.3 Output Driving Strength

Each IO can be set as different output driving strength. The IO driving strength diagram is as follows.

Figure 15-20 IO Buffer Strength Diagram



High Level Output

In the process of high level output, the n0, n1, n2, n3 of NMOS is off, and the p0, p1, p2, p3 of PMOS is on.

When the driving strength is set to 0, only the p0 is turned on, during which the output impedance is maximum, that is, the driving capability is the weakest. The output impedance is the turned-on r0.

When the driving strength is set to 1, only the p0 and p1 are turned on. The output impedance is r0/2, equivalent to the parallel-connected two r0.

When the driving strength is set to 2, three MOS of p0-p3 are turned on. The output impedance is r0/3, equivalent to the parallel-connected three p0.

When the driving strength is set to 3, p0-p3 are turned on. The output impedance is r0/4, equivalent to the parallel-connected four p0.

Low Level Output

In the process of low level output, the p0, p1, p2, p3 of PMOS is off, and the n0, n1, n2, n3 of NMOS is on.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

When the driving strength is set to 0, only the n0 is turned on, during which the output impedance is maximum, that is, the driving capability is the weakest. The output impedance is the turned-on r0.

When the driving strength is set to 1, only the n0 and n1 are turned on. The output impedance is r0/2, equivalent to the parallel-connected two r0.

When the driving strength is set to 2, three MOS of n0-n3 are turned on. The output impedance is r0/3, equivalent to the parallel-connected three r0.

When the driving strength is set to 3, n0-n3 are turned on. The output impedance is r0/4, equivalent to the parallel-connected four r0.

15.6.3.4 Interrupts

Each group IO has an independent interrupt number. The IO within-group uses one interrupt number when one IO generates interrupt, the GPIO pins sent interrupt request to interrupt module. External Interrupt Status Register is used to query which IO generates interrupt.

The interrupt trigger of GPIO supports the following trigger types.

- Positive Edge: When a low level changes to a high level, the IO will generate interrupts.
- Negative Edge: When a high level changes to a low level, the IO will generate interrupts.
- High Level: The IO will generate interrupts in the high level.
- Low Level: The IO will generate interrupts in the low level.
- Double Edge: The IO will generate interrupts both in the positive edge and negative edge.

The interrupt trigger types can be configured in the external interrupt configure registers.

The GPIO interrupts support hardware debounce function configuration in the external interrupt debounce Registers. In this way, the trigger signal will be sampled with a lower-frequency sample clock. As the dither frequency of signals is higher than their sample frequency, the debounce effect is reached.

The sample clock source can be set in the GPIO_INT_CLK_SELECT, and the prescale factor can be set in DEB_CLK_PRE_SCALE.

15.6.3.5 Multi-function Port

This device includes 92 multi-functional input/output port pins. There are 7 ports as listed below.

Table 15-11 Multi-function Port

Port Name	Number of Pins	Input Driver	Output Driver	Multiplex Pins	Typical Power Supply
PA	4	Schmitt	CMOS	TPADC/ PWM	1.8 V
PB	8	Schmitt	CMOS	PWM/ IR_RX /IR_TX/ TWI/ UART/ OWA/ LCD	3.3 V

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Port Name	Number of Pins	Input Driver	Output Driver	Multiplex Pins	Typical Power Supply
PC	13	Schmitt	CMOS	SPI/ SDC/ BOOT/ UART/ TWI/ TCON/ LEDC/ PWM/ DBI/ DMIC/ CLK-FANOUT/ OWA/ IR_RX	3.3 V/1.8 V
PD	23	Schmitt	CMOS	LCD/ LVDS/ DSI/ TWI/ UART/ PWM/ SPI/ DBI/ IR_RX / DMIC/ OWA/ HDMIRX	3.3 V/1.8 V
PE	18	Schmitt	CMOS	NCSI/ LCD/ TWI/ UART/ RGMII/ RMII/ CLK-FANOUT/ RJTAG/ LEDC/ OWA/ HDMIRX/ PWM/ IR_RX/IR_TX / I2S/ DMIC	3.3 V/1.8 V
PF	7	Schmitt	CMOS	SDC/ DJTAG/ RJTAG/ LCD/ UART/ TWI/ LEDC/ OWA/ PWM/ IR_TX	3.3 V/1.8 V
PG	19	Schmitt	CMOS	SDC/ UART/ PWM/ RGMII/ RMII/ TWI/ OWA/ HDMIRX/ CLK-FANOUT/ IR_RX / I2S/ TCON/ LEDC	3.3 V/1.8 V

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following tables show the multiplex function pins.

NOTE

For each GPIO, Function0 is input function; Function1 is output function; Function9 to Function13 are reserved.

Table 15-12 Port A Multiplex Function

Pin Name	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
PA0	I/O	TP-X1	PWM-1						PA-EINT0
PA1	I/O	TP-X2	PWM-2						PA-EINT1
PA2	I/O	TP-Y1	PWM-3						PA-EINT2
PA3	I/O	TP-Y2	PWM-4						PA-EINT3

Table 15-13 Port B Multiplex Function

Pin Name	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
PB0	I/O	PWM-3	IR-TX	TWI2-SCK		UART0-TX	UART2-TX	OWA-OUT	PB-EINT0
PB1	I/O	LCD0-D0		TWI2-SDA		UART0-RX	UART2-RX	IR-RX	PB-EINT1
PB2	I/O	LCD0-D1		TWI0-SDA			UART4-TX		PB-EINT2
PB3	I/O	LCD0-D8		TWI0-SCK			UART4-RX		PB-EINT3
PB4	I/O	LCD0-D9		TWI1-SCK			UART5-TX		PB-EINT4
PB5	I/O	LCD0-D16		TWI1-SDA	PWM-0		UART5-RX		PB-EINT5
PB6	I/O	LCD0-D17		TWI3-SCK	PWM-1		UART3-TX		PB-EINT6
PB7	I/O	PWM-4		TWI3-SDA	IR-RX		UART3-RX		PB-EINT7

Table 15-14 Port C Multiplex Function

Pin Name	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
PC0	I/O	SPI0-CLK	SDC2-CLK						PC-EINT0
PC1	I/O	SPI0-CS0	SDC2-CMD						PC-EINT1
PC2	I/O	SPI0-MISO	SDC2-D2	BOOT-SEL0					PC-EINT2
PC3	I/O	SPI0-MOSI	SDC2-D0	BOOT-SEL1					PC-EINT3
PC4	I/O	SPI0-WP	SDC2-D1	UART3-TX	TWI3-SCK				PC-EINT4
PC5	I/O	SPI0-HOLD	SDC2-D3	UART3-RX	TWI3-SDA	TCON-FSYNC			PC-EINT5
PC6	I/O	UART2-TX	SDC2-RST	TWI2-SCK	LEDC				PC-EINT6
PC7	I/O	UART2-RX	PWM-4	TWI2-SDA	SPI1-WP/DBI-TE				PC-EINT7
PC8	I/O	DMIC-DATA3	PWM-5	TWI2-SCK	SPI1-HOLD/DBI-DCX/DBI-WRX	UART0-TX	UART1-TX		PC-EINT8
PC9	I/O	DMIC-DATA2	PWM-6	TWI2-SDA	SPI1-MISO/DBI-SDI/DBI-TE/DBI-DCX	UART0-RX	UART1-RX		PC-EINT9
PC10	I/O	DMIC-DATA1	PWM-7	TWI0-SCK	SPI1-MOSI/DBI-SDO	CLK-FANOUT0	UART1-RTS		PC-EINT10
PC11	I/O	DMIC-DATA0	PWM-2	TWI0-SDA	SPI1-CLK/DBI-SCLK	CLK-FANOUT1	UART1-CTS		PC-EINT11
PC12	I/O	DMIC-CLK	PWM-0	OWA-IN	SPI1-CS0/DBI-CSX	CLK-FANOUT2	IR-RX		PC-EINT12

Table 15-15 Port D Multiplex Function

Pin Name	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
PD0	I/O	LCD0-D2	LVDS0-D0P	DSI-D0P	TWI0-SCK				PD-EINT0
PD1	I/O	LCD0-D3	LVDS0-D0N	DSI-D0N	UART2-TX				PD-EINT1
PD2	I/O	LCD0-D4	LVDS0-D1P	DSI-D1P	UART2-RX				PD-EINT2
PD3	I/O	LCD0-D5	LVDS0-D1N	DSI-D1N	UART2-RTS				PD-EINT3
PD4	I/O	LCD0-D6	LVDS0-D2P	DSI-CKP	UART2-CTS				PD-EINT4
PD5	I/O	LCD0-D7	LVDS0-D2N	DSI-CKN	UART5-TX				PD-EINT5
PD6	I/O	LCD0-D10	LVDS0-CKP	DSI-D2P	UART5-RX				PD-EINT6
PD7	I/O	LCD0-D11	LVDS0-CKN	DSI-D2N	UART4-TX				PD-EINT7
PD8	I/O	LCD0-D12	LVDS0-D3P	DSI-D3P	UART4-RX				PD-EINT8
PD9	I/O	LCD0-D13	LVDS0-D3N	DSI-D3N	PWM-6				PD-EINT9
PD10	I/O	LCD0-D14	LVDS1-D0P	SPI1-CS0/DBI-CSX	UART3-TX				PD-EINT10
PD11	I/O	LCD0-D15	LVDS1-D0N	SPI1-CLK/DBI-SCLK	UART3-RX				PD-EINT11
PD12	I/O	LCD0-D18	LVDS1-D1P	SPI1-MOSI/DBI-SDO	TWI0-SDA				PD-EINT12
PD13	I/O	LCD0-D19	LVDS1-D1N	SPI1-MISO/DBI-SDI/DBI-TE/DBI-DCX	UART3-RTS				PD-EINT13
PD14	I/O	LCD0-D20	LVDS1-D2P	SPI1-HOLD/DBI-DCX/DBI-WRX	UART3-CTS				PD-EINT14
PD15	I/O	LCD0-D21	LVDS1-D2N	SPI1-WP/DBI-TE	IR-RX				PD-EINT15
PD16	I/O	LCD0-D22	LVDS1-CKP	DMIC-DATA3	PWM-0				PD-EINT16
PD17	I/O	LCD0-D23	LVDS1-CKN	DMIC-DATA2	PWM-1				PD-EINT17
PD18	I/O	LCD0-CLK	LVDS1-D3P	DMIC-DATA1	PWM-2				PD-EINT18
PD19	I/O	LCD0-DE	LVDS1-D3N	DMIC-DATA0	PWM-3				PD-EINT19

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Pin Name	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
PD20	I/O	LCD0-HSYNC	TWI2-SCK	DMIC-CLK	PWM-4	HDMI0-SDA			PD-EINT20
PD21	I/O	LCD0-VSYNC	TWI2-SDA	UART1-TX	PWM-5	HDMI0-SCL			PD-EINT21
PD22	I/O	OWA-OUT	IR-RX	UART1-RX	PWM-7	HDMIRX-CEC			PD-EINT22

Table 15-16 Port E Multiplex Function

Pin Name	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
PE0	I/O	NCSI0-HSYNC	LCD0-D0	TWI1-SCK	UART2-TX	UART4-TX		RGMII0-EPHY-25/50M	PE-EINT0
PE1	I/O	NCSI0-VSYNC	LCD0-D1	TWI1-SDA	UART2-RX	UART4-RX		RGMII0-CLKIN/RMII0-RXER	PE-EINT1
PE2	I/O	NCSI0-MCLK	LCD0-D8	TWI0-SCK	CLK-FANOUT0	UART0-TX		RGMII0-RXCTL/RMII0-CRS-DV	PE-EINT2
PE3	I/O	NCSI0-PCLK	LCD0-D9	TWI0-SDA	CLK-FANOUT1	UART0-RX		RGMII0-MDIO	PE-EINT3
PE4	I/O	NCSI0-D1	LCD0-D16	TWI2-SCK	CLK-FANOUT2		RJTAG-MS	RGMII0-MDC	PE-EINT4
PE5	I/O	NCSI0-D7	LCD0-D17	TWI2-SDA	LEDC		RJTAG-DI	RGMII0-TXCTL/RMII0-TXEN	PE-EINT5
PE6	I/O	NCSI0-D6	UART2-TX	TWI3-SCK	OWA-IN	HDMI0-SDA	RJTAG-DO	RGMII0-TXD1/RMII0-TXD1	PE-EINT6
PE7	I/O	NCSI0-D0	UART2-RX	TWI3-SDA	OWA-OUT	HDMI0-SCL	RJTAG-CK	RGMII0-TXD0/RMII0-TXD0	PE-EINT7
PE8	I/O	NCSI0-D5	UART2-RTS	PWM-2	UART3-TX			RGMII0-TXCK/RMII0-TXCK	PE-EINT8
PE9	I/O	PWM-5	UART2-CTS	PWM-3	UART3-RX	HDMIRX-CEC	TWI2-SDA	RGMII0-RXD1/RMII0-RXD1	PE-EINT9
PE10	I/O	NCSI0-D4	UART4-TX	PWM-4	IR-RX			RGMII0-RXD0/RMII0-RXD0	PE-EINT10
PE11	I/O	NCSI0-FIELD	UART4-RX	IR-TX	I2S0-MCLK	DMIC-CLK	TWI2-SCK	RGMII0-RXCK/RMII0-NULL	PE-EINT11
PE12	I/O	NCSI0-D3	UART5-TX	PWM-7	I2S0-BCLK	DMIC-DATA0	LCD0-HSYNC	RGMII0-RXD2/RMII0-NULL	PE-EINT12
PE13	I/O	NCSI0-D2	UART5-RX	PWM-6	I2S0-LRCK	DMIC-DATA1	LCD0-VSYNC	RGMII0-RXD3/RMII0-NULL	PE-EINT13
PE14	I/O	TWI1-SCK	UART1-TX	I2S0-DOUT1	I2S0-DIN0	DMIC-DATA2	UART2-TX	RGMII0-TXD2/RMII0-NULL	PE-EINT14
PE15	I/O	TWI1-SDA	UART1-RX	I2S0-DOUT0	I2S0-DIN1	DMIC-DATA3	UART2-RX	RGMII0-TXD3/RMII0-NULL	PE-EINT15
PE16	I/O	TWI3-SCK	UART1-RTS	I2S0-DOUT2	I2S0-DIN2				PE-EINT16
PE17	I/O	TWI3-SDA	UART1-CTS	I2S0-DOUT3	I2S0-DIN3				PE-EINT17

Table 15-17 Port F Multiplex Function

Pin Name	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
PF0	I/O	SDC0-D1	DJTAG-MS	RJTAG-MS			LCD0-D0		PF-EINT0
PF1	I/O	SDC0-D0	DJTAG-DI	RJTAG-DI			LCD0-D1		PF-EINT1
PF2	I/O	SDC0-CLK	UART0-TX	TWI0-SCK	LEDC	OWA-IN	LCD0-D8		PF-EINT2
PF3	I/O	SDC0-CMD	DJTAG-DO	RJTAG-DO		TWI1-SCK	LCD0-D9		PF-EINT3
PF4	I/O	SDC0-D3	UART0-RX	TWI0-SDA	PWM-6	IR-TX	LCD0-D16		PF-EINT4
PF5	I/O	SDC0-D2	DJTAG-CK	RJTAG-CK		TWI1-SDA	LCD0-D17		PF-EINT5
PF6	I/O		OWA-OUT	IR-RX		PWM-5			PF-EINT6

Table 15-18 Port G Multiplex Function

Pin Name	IO Type	Function2	Function3	Function4	Function5	Function6	Function7	Function8	Function14
PG0	I/O	SDC1-D1	UART3-TX	RGMII1-EPHY-25/50M	PWM-7	SDC1-D3	SDC1-D1		PG-EINT0
PG1	I/O	SDC1-D0	UART3-RX	RGMII1-CLKIN/RMII1-RXER	PWM-6	SDC1-D1	SDC1-D3		PG-EINT1
PG2	I/O	SDC1-CLK	UART3-RTS	RGMII1-RXCTL/RMII1-CRS-DV	UART4-TX	SDC1-CLK	SDC1-CLK		PG-EINT2
PG3	I/O	SDC1-CMD	UART3-CTS	RGMII1-MDIO	UART4-RX	SDC1-D0	SDC1-D2		PG-EINT3
PG4	I/O	SDC1-D3	UART5-TX	RGMII1-MDC	PWM-5	SDC1-CMD	SDC1-CMD		PG-EINT4
PG5	I/O	SDC1-D2	UART5-RX	RGMII1-TXCTL/RMII1-TXEN	PWM-4	SDC1-D2	SDC1-D0		PG-EINT5
PG6	I/O	UART1-TX	TWI2-SCK	RGMII1-TXD1/RMII1-TXD1	PWM-1				PG-EINT6
PG7	I/O	UART1-RX	TWI2-SDA	RGMII1-TXD0/RMII1-TXD0	OWA-IN				PG-EINT7
PG8	I/O	UART1-RTS	TWI1-SCK	RGMII1-TXCK/RMII1-TXCK	UART3-TX			HDMI1-SCL	PG-EINT8
PG9	I/O	UART1-CTS	TWI1-SDA	RGMII1-RXD1/RMII1-RXD1	UART3-RX			HDMI1-SDA	PG-EINT9
PG10	I/O	PWM-3	TWI3-SCK	RGMII1-RXD0/RMII1-RXD0	CLK-FANOUT0	IR-RX			PG-EINT10
PG11	I/O	I2S1-MCLK	TWI3-SDA	RGMII1-RXCK/RMII1-NULL	CLK-FANOUT1	TCON-FSYNC			PG-EINT11
PG12	I/O	I2S1-LRCK	TWI0-SCK	RGMII1-RXD2/RMII1-NULL	CLK-FANOUT2	PWM-0	UART1-TX		PG-EINT12
PG13	I/O	I2S1-BCLK	TWI0-SDA	RGMII1-RXD3/RMII1-NULL	PWM-2	LEDC	UART1-RX		PG-EINT13
PG14	I/O	I2S1-DIN0	TWI2-SCK	RGMII1-TXD2/RMII1-NULL	I2S1-DOUT1		UART1-RTS		PG-EINT14
PG15	I/O	I2S1-DOUT0	TWI2-SDA	RGMII1-TXD3/RMII1-NULL	I2S1-DIN1		UART1-CTS		PG-EINT15
PG16	I/O	IR-RX	TCON-FSYNC	PWM-5	CLK-FANOUT2	OWA-IN	LEDC		PG-EINT16
PG17	I/O	UART2-TX	TWI3-SCK	PWM-7	CLK-FANOUT0	IR-TX	UART0-TX	HDMI1-SCL	PG-EINT17
PG18	I/O	UART2-RX	TWI3-SDA	PWM-6	CLK-FANOUT1	OWA-OUT	UART0-RX	HDMI1-SDA	PG-EINT18

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.4 Register List

Module Name	Base Address
GPIO	0x02000000

Register Name	Offset	Description
PA_CFG0	0x0000	PA Configure Register 0
PA_DAT	0x0010	PA Data Register
PA_DRV0	0x0014	PA Multi_Driving Register 0
PA_PUL0	0x0024	PA Pull Register 0
PB_CFG0	0x0030	PB Configure Register 0
PB_DAT	0x0040	PB Data Register
PB_DRV0	0x0044	PB Multi_Driving Register 0
PB_PUL0	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
PC_CFG1	0x0064	PC Configure Register 1
PC_DAT	0x0070	PC Data Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_DRV1	0x0078	PC Multi_Driving Register 1
PC_PUL0	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0
PD_CFG1	0x0094	PD Configure Register 1
PD_CFG2	0x0098	PD Configure Register 2
PD_DAT	0x00A0	PD Data Register
PD_DRV0	0x00A4	PD Multi_Driving Register 0
PD_DRV1	0x00A8	PD Multi_Driving Register 1
PD_DRV2	0x00AC	PD Multi_Driving Register 2
PD_PUL0	0x00B4	PD Pull Register 0
PD_PUL1	0x00B8	PD Pull Register 1
PE_CFG0	0x00C0	PE Configure Register 0
PE_CFG1	0x00C4	PE Configure Register 1
PE_CFG2	0x00C8	PE Configure Register 2
PE_DAT	0x00D0	PE Data Register
PE_DRV0	0x00D4	PE Multi_Driving Register 0
PE_DRV1	0x00D8	PE Multi_Driving Register 1
PE_DRV2	0x00DC	PE Multi_Driving Register 2
PE_PUL0	0x00E4	PE Pull Register 0
PE_PUL1	0x00E8	PE Pull Register 1
PF_CFG0	0x00F0	PF Configure Register 0
PF_DAT	0x0100	PF Data Register
PF_DRV0	0x0104	PF Multi_Driving Register 0
PF_PUL0	0x0114	PF Pull Register 0

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
PG_CFG0	0x0120	PG Configure Register 0
PG_CFG1	0x0124	PG Configure Register 1
PG_CFG2	0x0128	PG Configure Register 2
PG_DAT	0x0130	PG Data Register
PG_DRV0	0x0134	PG Multi_Driving Register 0
PG_DRV1	0x0138	PG Multi_Driving Register 1
PG_DRV2	0x013C	PG Multi_Driving Register 2
PG_PUL0	0x0144	PG Pull Register 0
PG_PUL1	0x0148	PG Pull Register 1
PA_INT_CFG0	0x0200	PA External Interrupt Configure Register 0
PA_INT_CTL	0x0210	PA External Interrupt Control Register
PA_INT_STA	0x0214	PA External Interrupt Status Register
PA_INT_DEB	0x0218	PA External Debounce Configure Register
PB_INT_CFG0	0x0220	PB External Interrupt Configure Register 0
PB_INT_CTL	0x0230	PB External Interrupt Control Register
PB_INT_STA	0x0234	PB External Interrupt Status Register
PB_INT_DEB	0x0238	PB External Debounce Configure Register
PC_INT_CFG0	0x0240	PC External Interrupt Configure Register 0
PC_INT_CFG1	0x0244	PC External Interrupt Configure Register 1
PC_INT_CTL	0x0250	PC External Interrupt Control Register
PC_INT_STA	0x0254	PC External Interrupt Status Register
PC_INT_DEB	0x0258	PC External Debounce Configure Register
PD_INT_CFG0	0x0260	PD External Interrupt Configure Register 0
PD_INT_CFG1	0x0264	PD External Interrupt Configure Register 1
PD_INT_CFG2	0x0268	PD External Interrupt Configure Register 2
PD_INT_CTL	0x0270	PD External Interrupt Control Register
PD_INT_STA	0x0274	PD External Interrupt Status Register
PD_INT_DEB	0x0278	PD External Debounce Configure Register
PE_INT_CFG0	0x0280	PE External Interrupt Configure Register 0
PE_INT_CFG1	0x0284	PE External Interrupt Configure Register 1
PE_INT_CFG2	0x0288	PE External Interrupt Configure Register 2
PE_INT_CTL	0x0290	PE External Interrupt Control Register
PE_INT_STA	0x0294	PE External Interrupt Status Register
PE_INT_DEB	0x0298	PE External Debounce Configure Register
PF_INT_CFG0	0x02A0	PF External Interrupt Configure Register 0
PF_INT_CTL	0x02B0	PF External Interrupt Control Register
PF_INT_STA	0x02B4	PF External Interrupt Status Register
PF_INT_DEB	0x02B8	PF External Debounce Configure Register
PG_INT_CFG0	0x02C0	PG External Interrupt Configure Register 0
PG_INT_CFG1	0x02C4	PG External Interrupt Configure Register 1
PG_INT_CFG2	0x02C8	PG External Interrupt Configure Register 2
PG_INT_CTL	0x02D0	PG External Interrupt Control Register

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
PG_INT_STA	0x02D4	PG External Interrupt Status Register
PG_INT_DEB	0x02D8	PG External Debounce Configure Register
GPIO_POW_VAL	0x0348	GPIO Group Power Value Register

15.6.5 Register Description

15.6.5.1 0x0000 PA Configure Register 0 (Default Value: 0x0000_FFFF)

Offset: 0x0000			Register Name: PA_CFG0
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:12	R/W	0xF	PA3_SELECT PA3 Select 0000: Input 0001: Output 0010: TP-Y2 0011: PWM-4 0100: Reserved 0101: Reserved 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PA-EINT3 1111: Disable
11:8	R/W	0xF	PA2_SELECT PA2 Select 0000: Input 0001: Output 0010: TP-Y1 0011: PWM-3 0100: Reserved 0101: Reserved 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PA-EINT2 1111: Disable
7:4	R/W	0xF	PA1_SELECT PA1 Select 0000: Input 0001: Output 0010: TP-X2 0011: PWM-2 0100: Reserved 0101: Reserved 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PA-EINT1 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: PA_CFG0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0xF	PA0_SELECT PA0 Select 0000: Input 0001: Output 0010: TP-X1 0011: PWM-1 0100: Reserved 0101: Reserved 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PA-EINT0 1111: Disable

15.6.5.2 0x0010 PA Data Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: PA_DAT
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3	R/W	0x0	PORT3_DAT PA3 Data If the function of PA3 port is configured as input, the PORT3_DAT bit indicates the sate of the PA3 pin; If the function of PA3 port is configured as output, the sate of the PA3 pin can be configured via software by modifying the value of the PORT3_DAT bit. In this case, the value obtained by reading PORT3_DAT bit is the value set by the software; If the PA3 port is configured as functional pin, this bit is invalid.
2	R/W	0x0	PORT2_DAT PA2 Data If the function of PA2 port is configured as input, the PORT2_DAT bit indicates the sate of the PA2 pin; If the function of PA2 port is configured as output, the sate of the PA2 pin can be configured via software by modifying the value of the PORT2_DAT bit. In this case, the value obtained by reading PORT2_DAT bit is the value set by the software; If the PA2 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: PA_DAT
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	PORT1_DAT PA1 Data If the function of PA1 port is configured as input, the PORT1_DAT bit indicates the sate of the PA1 pin; If the function of PA1 port is configured as output, the sate of the PA1 pin can be configured via software by modifying the value of the PORT1_DAT bit. In this case, the value obtained by reading PORT1_DAT bit is the value set by the software; If the PA1 port is configured as functional pin, this bit is invalid.
0	R/W	0x0	PORT0_DAT PA0 Data If the function of PA0 port is configured as input, the PORT0_DAT bit indicates the sate of the PA0 pin; If the function of PA0 port is configured as output, the sate of the PA0 pin can be configured via software by modifying the value of the PORT0_DAT bit. In this case, the value obtained by reading PORT0_DAT bit is the value set by the software; If the PA0 port is configured as functional pin, this bit is invalid.

15.6.5.3 0x0014 PA Multi_Driving Register 0 (Default Value: 0x0000_1111)

Offset: 0x0014			Register Name: PA_DRV0
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
13:12	R/W	0x1	PA3_DRV PA3 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
11:10	/	/	/
9:8	R/W	0x1	PA2_DRV PA2 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: PA_DRV0
Bit	Read/Write	Default/Hex	Description
5:4	R/W	0x1	PA1_DRV PA1 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PA0_DRV PA0 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.4 0x0024 PA Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: PA_PUL0
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:6	R/W	0x0	PA3_PULL PA3 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
5:4	R/W	0x0	PA2_PULL PA2 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
3:2	R/W	0x0	PA1_PULL PA1 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
1:0	R/W	0x0	PA0_PULL PA0 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

15.6.5.5 0x0030 PB Configure Register 0 (Default Value: 0xFFFF_FFFF)

Offset: 0x0030			Register Name: PB_CFG0
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: PB_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0xF	PB7_SELECT PB7 Select 0000: Input 0001: Output 0010: PWM-4 0011: Reserved 0100: TWI3-SDA 0101: IR-RX 0110: Reserved 0111: UART3-RX 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PB-EINT7 1111: Disable
27:24	R/W	0xF	PB6_SELECT PB6 Select 0000: Input 0001: Output 0010: LCD0-D17 0011: Reserved 0100: TWI3-SCK 0101: PWM-1 0110: Reserved 0111: UART3-TX 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PB-EINT6 1111: Disable
23:20	R/W	0xF	PB5_SELECT PB5 Select 0000: Input 0001: Output 0010: LCD0-D16 0011: Reserved 0100: TWI1-SDA 0101: PWM-0 0110: Reserved 0111: UART5-RX 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PB-EINT5 1111: Disable
19:16	R/W	0xF	PB4_SELECT PB4 Select 0000: Input 0001: Output 0010: LCD0-D9 0011: Reserved 0100: TWI1-SCK 0101: Reserved 0110: Reserved 0111: UART5-TX 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PB-EINT4 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: PB_CFG0	
Bit	Read/Write	Default/Hex	Description	
15:12	R/W	0xF	PB3_SELECT PB3 Select 0000: Input 0010: LCD0-D8 0100: TWI0-SCK 0110: Reserved 1000: Reserved 1010: Reserved 1100: Reserved 1110: PB-EINT3	 0001: Output 0011: Reserved 0101: Reserved 0111: UART4-RX 1001: Reserved 1011: Reserved 1101: Reserved 1111: Disable
11:8	R/W	0xF	PB2_SELECT PB2 Select 0000: Input 0010: LCD0-D1 0100: TWI0-SDA 0110: Reserved 1000: Reserved 1010: Reserved 1100: Reserved 1110: PB-EINT2	 0001: Output 0011: Reserved 0101: Reserved 0111: UART4-TX 1001: Reserved 1011: Reserved 1101: Reserved 1111: Disable
7:4	R/W	0xF	PB1_SELECT PB1 Select 0000: Input 0010: LCD0-D0 0100: TWI2-SDA 0110: UART0-RX 1000: IR-RX 1010: Reserved 1100: Reserved 1110: PB-EINT1	 0001: Output 0011: Reserved 0101: Reserved 0111: UART2-RX 1001: Reserved 1011: Reserved 1101: Reserved 1111: Disable
3:0	R/W	0xF	PB0_SELECT PB0 Select 0000: Input 0010: PWM-3 0100: TWI2-SCK 0110: UART0-TX 1000: OWA-OUT 1010: Reserved 1100: Reserved 1110: PB-EINT0	 0001: Output 0011: IR-TX 0101: Reserved 0111: UART2-TX 1001: Reserved 1011: Reserved 1101: Reserved 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.5.6 0x0040 PB Data Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: PB_DAT
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	PORT7_DAT PB7 Data If the function of PB7 port is configured as input, the PORT7_DAT bit indicates the sate of the PB7 pin; If the function of PB7 port is configured as output, the sate of the PB7 pin can be configured via software by modifying the value of the PORT7_DAT bit. In this case, the value obtained by reading PORT7_DAT bit is the value set by the software; If the PB7 port is configured as functional pin, this bit is invalid.
6	R/W	0x0	PORT6_DAT PB6 Data If the function of PB6 port is configured as input, the PORT6_DAT bit indicates the sate of the PB6 pin; If the function of PB6 port is configured as output, the sate of the PB6 pin can be configured via software by modifying the value of the PORT6_DAT bit. In this case, the value obtained by reading PORT6_DAT bit is the value set by the software; If the PB6 port is configured as functional pin, this bit is invalid.
5	R/W	0x0	PORT5_DAT PB5 Data If the function of PB5 port is configured as input, the PORT5_DAT bit indicates the sate of the PB5 pin; If the function of PB5 port is configured as output, the sate of the PB5 pin can be configured via software by modifying the value of the PORT5_DAT bit. In this case, the value obtained by reading PORT5_DAT bit is the value set by the software; If the PB5 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: PB_DAT
Bit	Read/Write	Default/Hex	Description
4	R/W	0x0	PORT4_DAT PB4 Data If the function of PB4 port is configured as input, the PORT4_DAT bit indicates the sate of the PB4 pin; If the function of PB4 port is configured as output, the sate of the PB4 pin can be configured via software by modifying the value of the PORT4_DAT bit. In this case, the value obtained by reading PORT4_DAT bit is the value set by the software; If the PB4 port is configured as functional pin, this bit is invalid.
3	R/W	0x0	PORT3_DAT PB3 Data If the function of PB3 port is configured as input, the PORT3_DAT bit indicates the sate of the PB3 pin; If the function of PB3 port is configured as output, the sate of the PB3 pin can be configured via software by modifying the value of the PORT3_DAT bit. In this case, the value obtained by reading PORT3_DAT bit is the value set by the software; If the PB3 port is configured as functional pin, this bit is invalid.
2	R/W	0x0	PORT2_DAT PB2 Data If the function of PB2 port is configured as input, the PORT2_DAT bit indicates the sate of the PB2 pin; If the function of PB2 port is configured as output, the sate of the PB2 pin can be configured via software by modifying the value of the PORT2_DAT bit. In this case, the value obtained by reading PORT2_DAT bit is the value set by the software; If the PB2 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: PB_DAT
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	PORT1_DAT PB1 Data If the function of PB1 port is configured as input, the PORT1_DAT bit indicates the sate of the PB1 pin; If the function of PB1 port is configured as output, the sate of the PB1 pin can be configured via software by modifying the value of the PORT1_DAT bit. In this case, the value obtained by reading PORT1_DAT bit is the value set by the software; If the PB1 port is configured as functional pin, this bit is invalid.
0	R/W	0x0	PORT0_DAT PB0 Data If the function of PB0 port is configured as input, the PORT0_DAT bit indicates the sate of the PB0 pin; If the function of PB0 port is configured as output, the sate of the PB0 pin can be configured via software by modifying the value of the PORT0_DAT bit. In this case, the value obtained by reading PORT0_DAT bit is the value set by the software; If the PB0 port is configured as functional pin, this bit is invalid.

15.6.5.7 0x0044 PB Multi_Driving Register 0 (Default Value: 0x1111_1111)

Offset: 0x0044			Register Name: PB_DRV0
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x1	PB7_DRV PB7 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
27:26	/	/	/
25:24	R/W	0x1	PB6_DRV PB6 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0044			Register Name: PB_DRV0
Bit	Read/Write	Default/Hex	Description
21:20	R/W	0x1	PB5_DRV PB5 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PB4_DRV PB4 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/
13:12	R/W	0x1	PB3_DRV PB3 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
11:10	/	/	/
9:8	R/W	0x1	PB2_DRV PB2 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PB1_DRV PB1 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PB0_DRV PB0 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.8 0x0054 PB Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0x0054			Register Name: PB_PUL0
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:14	R/W	0x0	PB7_PULL PB7 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0054			Register Name: PB_PUL0
Bit	Read/Write	Default/Hex	Description
13:12	R/W	0x0	PB6_PULL PB6 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
11:10	R/W	0x0	PB5_PULL PB5 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
9:8	R/W	0x0	PB4_PULL PB4 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
7:6	R/W	0x0	PB3_PULL PB3 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
5:4	R/W	0x0	PB2_PULL PB2 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
3:2	R/W	0x0	PB1_PULL PB1 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
1:0	R/W	0x0	PB0_PULL PB0 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

15.6.5.9 0x0060 PC Configure Register 0 (Default Value: 0xFFFF_FFFF)

Offset: 0x0060			Register Name: PC_CFG0
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0060			Register Name: PC_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0xF	PC7_SELECT PC7 Select 0000: Input 0001: Output 0010: UART2-RX 0011: PWM-4 0100: TWI2-SDA 0101: SPI1-WP/DBI-TE 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT7 1111: Disable
27:24	R/W	0xF	PC6_SELECT PC6 Select 0000: Input 0001: Output 0010: UART2-TX 0011: SDC2-RST 0100: TWI2-SCK 0101: LEDC 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT6 1111: Disable
23:20	R/W	0xF	PC5_SELECT PC5 Select 0000: Input 0001: Output 0010: SPI0-HOLD 0011: SDC2-D3 0100: UART3-RX 0101: TWI3-SDA 0110: TCON-FSYNC 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT5 1111: Disable
19:16	R/W	0xF	PC4_SELECT PC4 Select 0000: Input 0001: Output 0010: SPI0-WP 0011: SDC2-D1 0100: UART3-TX 0101: TWI3-SCK 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT4 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0060			Register Name: PC_CFG0
Bit	Read/Write	Default/Hex	Description
15:12	R/W	0xF	PC3_SELECT PC3 Select 0000: Input 0001: Output 0010: SPI0-MOSI 0011: SDC2-D0 0100: BOOT-SEL1 0101: Reserved 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT3 1111: Disable
11:8	R/W	0xF	PC2_SELECT PC2 Select 0000: Input 0001: Output 0010: SPI0-MISO 0011: SDC2-D2 0100: BOOT-SEL0 0101: Reserved 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT2 1111: Disable
7:4	R/W	0xF	PC1_SELECT PC1 Select 0000: Input 0001: Output 0010: SPI0-CS0 0011: SDC2-CMD 0100: Reserved 0101: Reserved 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT1 1111: Disable
3:0	R/W	0xF	PC0_SELECT PC0 Select 0000: Input 0001: Output 0010: SPI0-CLK 0011: SDC2-CLK 0100: Reserved 0101: Reserved 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT0 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.5.10 0x0064 PC Configure Register 1 (Default Value: 0x000F_FFFF)

Offset: 0x0064			Register Name: PC_CFG1
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19:16	R/W	0xF	PC12_SELECT PC12 Select 0000: Input 0001: Output 0010: DMIC-CLK 0011: PWM-0 0100: OWA-IN 0101: SPI1-CS0/DBI-CSX 0110: CLK-FANOUT2 0111: IR-RX 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT12 1111: Disable
15:12	R/W	0xF	PC11_SELECT PC11 Select 0000: Input 0001: Output 0010: DMIC-DATA0 0011: PWM-2 0100: TWI0-SDA 0101: SPI1-CLK/DBI-SCLK 0110: CLK-FANOUT1 0111: UART1-CTS 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT11 1111: Disable
11:8	R/W	0xF	PC10_SELECT PC10 Select 0000: Input 0001: Output 0010: DMIC-DATA1 0011: PWM-7 0100: TWI0-SCK 0101: SPI1-MOSI/DBI-SDO 0110: CLK-FANOUT0 0111: UART1-RTS 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT10 1111: Disable

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0064			Register Name: PC_CFG1
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0xF	PC9_SELECT PC9 Select 0000: Input 0001: Output 0010: DMIC-DATA2 0011: PWM-6 0100: TWI2-SDA 0101: SPI1-MISO/DBI-SDI/DBI-TE/DBI-DCX 0110: UART0-RX 0111: UART1-RX 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT9 1111: Disable
3:0	R/W	0xF	PC8_SELECT PC8 Select 0000: Input 0001: Output 0010: DMIC-DATA3 0011: PWM-5 0100: TWI2-SCK 0101: SPI1-HOLD/DBI-DCX/DBI-WRX 0110: UART0-TX 0111: UART1-TX 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PC-EINT8 1111: Disable

15.6.5.11 0x0070 PC Data Register (Default Value: 0x0000_0000)

Offset: 0x0070			Register Name: PC_DAT
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/
12	R/W	0x0	PORT12_DAT PC12 Data If the function of PC12 port is configured as input, the PORT12_DAT bit indicates the sate of the PC12 pin; If the function of PC12 port is configured as output, the sate of the PC12 pin can be configured via software by modifying the value of the PORT12_DAT bit. In this case, the value obtained by reading PORT12_DAT bit is the value set by the software; If the PC12 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0070			Register Name: PC_DAT
Bit	Read/Write	Default/Hex	Description
11	R/W	0x0	PORT11_DAT PC11 Data If the function of PC11 port is configured as input, the PORT11_DAT bit indicates the sate of the PC11 pin; If the function of PC11 port is configured as output, the sate of the PC11 pin can be configured via software by modifying the value of the PORT11_DAT bit. In this case, the value obtained by reading PORT11_DAT bit is the value set by the software; If the PC11 port is configured as functional pin, this bit is invalid.
10	R/W	0x0	PORT10_DAT PC10 Data If the function of PC10 port is configured as input, the PORT10_DAT bit indicates the sate of the PC10 pin; If the function of PC10 port is configured as output, the sate of the PC10 pin can be configured via software by modifying the value of the PORT10_DAT bit. In this case, the value obtained by reading PORT10_DAT bit is the value set by the software; If the PC10 port is configured as functional pin, this bit is invalid.
9	R/W	0x0	PORT9_DAT PC9 Data If the function of PC9 port is configured as input, the PORT9_DAT bit indicates the sate of the PC9 pin; If the function of PC9 port is configured as output, the sate of the PC9 pin can be configured via software by modifying the value of the PORT9_DAT bit. In this case, the value obtained by reading PORT9_DAT bit is the value set by the software; If the PC9 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0070			Register Name: PC_DAT
Bit	Read/Write	Default/Hex	Description
8	R/W	0x0	PORT8_DAT PC8 Data If the function of PC8 port is configured as input, the PORT8_DAT bit indicates the sate of the PC8 pin; If the function of PC8 port is configured as output, the sate of the PC8 pin can be configured via software by modifying the value of the PORT8_DAT bit. In this case, the value obtained by reading PORT8_DAT bit is the value set by the software; If the PC8 port is configured as functional pin, this bit is invalid.
7	R/W	0x0	PORT7_DAT PC7 Data If the function of PC7 port is configured as input, the PORT7_DAT bit indicates the sate of the PC7 pin; If the function of PC7 port is configured as output, the sate of the PC7 pin can be configured via software by modifying the value of the PORT7_DAT bit. In this case, the value obtained by reading PORT7_DAT bit is the value set by the software; If the PC7 port is configured as functional pin, this bit is invalid.
6	R/W	0x0	PORT6_DAT PC6 Data If the function of PC6 port is configured as input, the PORT6_DAT bit indicates the sate of the PC6 pin; If the function of PC6 port is configured as output, the sate of the PC6 pin can be configured via software by modifying the value of the PORT6_DAT bit. In this case, the value obtained by reading PORT6_DAT bit is the value set by the software; If the PC6 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0070			Register Name: PC_DAT
Bit	Read/Write	Default/Hex	Description
5	R/W	0x0	PORT5_DAT PC5 Data If the function of PC5 port is configured as input, the PORT5_DAT bit indicates the sate of the PC5 pin; If the function of PC5 port is configured as output, the sate of the PC5 pin can be configured via software by modifying the value of the PORT5_DAT bit. In this case, the value obtained by reading PORT5_DAT bit is the value set by the software; If the PC5 port is configured as functional pin, this bit is invalid.
4	R/W	0x0	PORT4_DAT PC4 Data If the function of PC4 port is configured as input, the PORT4_DAT bit indicates the sate of the PC4 pin; If the function of PC4 port is configured as output, the sate of the PC4 pin can be configured via software by modifying the value of the PORT4_DAT bit. In this case, the value obtained by reading PORT4_DAT bit is the value set by the software; If the PC4 port is configured as functional pin, this bit is invalid.
3	R/W	0x0	PORT3_DAT PC3 Data If the function of PC3 port is configured as input, the PORT3_DAT bit indicates the sate of the PC3 pin; If the function of PC3 port is configured as output, the sate of the PC3 pin can be configured via software by modifying the value of the PORT3_DAT bit. In this case, the value obtained by reading PORT3_DAT bit is the value set by the software; If the PC3 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0070			Register Name: PC_DAT
Bit	Read/Write	Default/Hex	Description
2	R/W	0x0	PORT2_DAT PC2 Data If the function of PC2 port is configured as input, the PORT2_DAT bit indicates the sate of the PC2 pin; If the function of PC2 port is configured as output, the sate of the PC2 pin can be configured via software by modifying the value of the PORT2_DAT bit. In this case, the value obtained by reading PORT2_DAT bit is the value set by the software; If the PC2 port is configured as functional pin, this bit is invalid.
1	R/W	0x0	PORT1_DAT PC1 Data If the function of PC1 port is configured as input, the PORT1_DAT bit indicates the sate of the PC1 pin; If the function of PC1 port is configured as output, the sate of the PC1 pin can be configured via software by modifying the value of the PORT1_DAT bit. In this case, the value obtained by reading PORT1_DAT bit is the value set by the software; If the PC1 port is configured as functional pin, this bit is invalid.
0	R/W	0x0	PORT0_DAT PC0 Data If the function of PC0 port is configured as input, the PORT0_DAT bit indicates the sate of the PC0 pin; If the function of PC0 port is configured as output, the sate of the PC0 pin can be configured via software by modifying the value of the PORT0_DAT bit. In this case, the value obtained by reading PORT0_DAT bit is the value set by the software; If the PC0 port is configured as functional pin, this bit is invalid.

15.6.5.12 0x0074 PC Multi_Driving Register 0 (Default Value: 0x1111_1111)

Offset: 0x0074			Register Name: PC_DRV0
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0074			Register Name: PC_DRV0
Bit	Read/Write	Default/Hex	Description
29:28	R/W	0x1	PC7_DRV PC7 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
27:26	/	/	/
25:24	R/W	0x1	PC6_DRV PC6 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/
21:20	R/W	0x1	PC5_DRV PC5 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PC4_DRV PC4 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/
13:12	R/W	0x1	PC3_DRV PC3 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
11:10	/	/	/
9:8	R/W	0x1	PC2_DRV PC2 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PC1_DRV PC1 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PC0_DRV PC0 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.5.13 0x0078 PC Multi_Driving Register 1 (Default Value: 0x0001_1111)

Offset: 0x0078			Register Name: PC_DRV1
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17:16	R/W	0x1	PC12_DRV PC12 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/
13:12	R/W	0x1	PC11_DRV PC11 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
11:10	/	/	/
9:8	R/W	0x1	PC10_DRV PC10 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PC9_DRV PC9 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PC8_DRV PC8 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.14 0x0084 PC Pull Register 0 (Default Value: 0x0000_0054)

Offset: 0x0084			Register Name: PC_PUL0
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:24	R/W	0x0	PC12_PULL PC12 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
23:22	R/W	0x0	PC11_PULL PC11 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0084			Register Name: PC_PUL0
Bit	Read/Write	Default/Hex	Description
21:20	R/W	0x0	PC10_PULL PC10 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
19:18	R/W	0x0	PC9_PULL PC9 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
17:16	R/W	0x0	PC8_PULL PC8 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
15:14	R/W	0x0	PC7_PULL PC7 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
13:12	R/W	0x0	PC6_PULL PC6 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
11:10	R/W	0x0	PC5_PULL PC5 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
9:8	R/W	0x0	PC4_PULL PC4 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
7:6	R/W	0x1	PC3_PULL PC3 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
5:4	R/W	0x1	PC2_PULL PC2 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
3:2	R/W	0x1	PC1_PULL PC1 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0084			Register Name: PC_PUL0
Bit	Read/Write	Default/Hex	Description
1:0	R/W	0x0	PC0_PULL PC0 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

15.6.5.15 0x0090 PD Configure Register 0 (Default Value: 0xFFFF_FFFF)

Offset: 0x0090			Register Name: PD_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0xF	PD7_SELECT PD7 Select 0000: Input 0001: Output 0010: LCD0-D11 0011: LVDS0-CKN 0100: DSI-D2N 0101: UART4-TX 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT7 1111: Disable
27:24	R/W	0xF	PD6_SELECT PD6 Select 0000: Input 0001: Output 0010: LCD0-D10 0011: LVDS0-CKP 0100: DSI-D2P 0101: UART5-RX 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT6 1111: Disable
23:20	R/W	0xF	PD5_SELECT PD5 Select 0000: Input 0001: Output 0010: LCD0-D7 0011: LVDS0-D2N 0100: DSI-CKN 0101: UART5-TX 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT5 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0090			Register Name: PD_CFG0
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0xF	PD4_SELECT PD4 Select 0000: Input 0001: Output 0010: LCD0-D6 0011: LVDS0-D2P 0100: DSI-CKP 0101: UART2-CTS 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT4 1111: Disable
15:12	R/W	0xF	PD3_SELECT PD3 Select 0000: Input 0001: Output 0010: LCD0-D5 0011: LVDS0-D1N 0100: DSI-D1N 0101: UART2-RTS 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT3 1111: Disable
11:8	R/W	0xF	PD2_SELECT PD2 Select 0000: Input 0001: Output 0010: LCD0-D4 0011: LVDS0-D1P 0100: DSI-D1P 0101: UART2-RX 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT2 1111: Disable
7:4	R/W	0xF	PD1_SELECT PD1 Select 0000: Input 0001: Output 0010: LCD0-D3 0011: LVDS0-D0N 0100: DSI-D0N 0101: UART2-TX 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT1 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0090			Register Name: PD_CFG0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0xF	PD0_SELECT PD0 Select 0000: Input 0001: Output 0010: LCD0-D2 0011: LVDS0-D0P 0100: DSI-D0P 0101: TWI0-SCK 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT0 1111: Disable

15.6.5.16 0x0094 PD Configure Register 1 (Default Value: 0xFFFF_FFFF)

Offset: 0x0094			Register Name: PD_CFG1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0xF	PD15_SELECT PD15 Select 0000: Input 0001: Output 0010: LCD0-D21 0011: LVDS1-D2N 0100: SPI1-WP/DBI-TE 0101: IR-RX 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT15 1111: Disable
27:24	R/W	0xF	PD14_SELECT PD14 Select 0000: Input 0001: Output 0010: LCD0-D20 0011: LVDS1-D2P 0100: SPI1-HOLD/DBI-DCX/DBI-WRX 0101: UART3-CTS 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT14 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0094			Register Name: PD_CFG1
Bit	Read/Write	Default/Hex	Description
23:20	R/W	0xF	PD13_SELECT PD13 Select 0000: Input 0001: Output 0010: LCD0-D19 0011: LVDS1-D1N 0100: SPI1-MISO/DBI-SDI/DBI-TE/DBI-DCX 0101: UART3-RTS 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT13 1111: Disable
19:16	R/W	0xF	PD12_SELECT PD12 Select 0000: Input 0001: Output 0010: LCD0-D18 0011: LVDS1-D1P 0100: SPI1-MOSI/DBI-SDO 0101: TWI0-SDA 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT12 1111: Disable
15:12	R/W	0xF	PD11_SELECT PD11 Select 0000: Input 0001: Output 0010: LCD0-D15 0011: LVDS1-D0N 0100: SPI1-CLK/DBI-SCLK 0101: UART3-RX 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT11 1111: Disable
11:8	R/W	0xF	PD10_SELECT PD10 Select 0000: Input 0001: Output 0010: LCD0-D14 0011: LVDS1-D0P 0100: SPI1-CS0/DBI-CSX 0101: UART3-TX 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT10 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0094			Register Name: PD_CFG1
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0xF	PD9_SELECT PD9 Select 0000: Input 0001: Output 0010: LCD0-D13 0011: LVDS0-D3N 0100: DSI-D3N 0101: PWM-6 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT9 1111: Disable
3:0	R/W	0xF	PD8_SELECT PD8 Select 0000: Input 0001: Output 0010: LCD0-D12 0011: LVDS0-D3P 0100: DSI-D3P 0101: UART4-RX 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT8 1111: Disable

15.6.5.17 0x0098 PD Configure Register 2 (Default Value: 0x0FFF_FFFF)

Offset: 0x0098			Register Name: PD_CFG2
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:24	R/W	0xF	PD22_SELECT PD22 Select 0000: Input 0001: Output 0010: OWA-OUT 0011: IR-RX 0100: UART1-RX 0101: PWM-7 0110: HDMIRX-CEC 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT22 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0098			Register Name: PD_CFG2
Bit	Read/Write	Default/Hex	Description
23:20	R/W	0xF	PD21_SELECT PD21 Select 0000: Input 0001: Output 0010: LCD0-VSYNC 0011: TWI2-SDA 0100: UART1-TX 0101: PWM-5 0110: HDMI0-SCL 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT21 1111: Disable
19:16	R/W	0xF	PD20_SELECT PD20 Select 0000: Input 0001: Output 0010: LCD0-HSYNC 0011: TWI2-SCK 0100: DMIC-CLK 0101: PWM-4 0110: HDMI0-SDA 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT20 1111: Disable
15:12	R/W	0xF	PD19_SELECT PD19 Select 0000: Input 0001: Output 0010: LCD0-DE 0011: LVDS1-D3N 0100: DMIC-DATA0 0101: PWM-3 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT19 1111: Disable
11:8	R/W	0xF	PD18_SELECT PD18 Select 0000: Input 0001: Output 0010: LCD0-CLK 0011: LVDS1-D3P 0100: DMIC-DATA1 0101: PWM-2 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT18 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0098			Register Name: PD_CFG2
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0xF	PD17_SELECT PD17 Select 0000: Input 0001: Output 0010: LCD0-D23 0011: LVDS1-CKN 0100: DMIC-DATA2 0101: PWM-1 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT17 1111: Disable
3:0	R/W	0xF	PD16_SELECT PD16 Select 0000: Input 0001: Output 0010: LCD0-D22 0011: LVDS1-CKP 0100: DMIC-DATA3 0101: PWM-0 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PD-EINT16 1111: Disable

15.6.5.18 0x00A0 PD Data Register (Default Value: 0x0000_0000)

Offset: 0x00A0			Register Name: PD_DAT
Bit	Read/Write	Default/Hex	Description
31:23	/	/	/
22	R/W	0x0	PORT22_DAT PD22 Data If the function of PD22 port is configured as input, the PORT22_DAT bit indicates the sate of the PD22 pin; If the function of PD22 port is configured as output, the sate of the PD22 pin can be configured via software by modifying the value of the PORT22_DAT bit. In this case, the value obtained by reading PORT22_DAT bit is the value set by the software; If the PD22 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A0			Register Name: PD_DAT
Bit	Read/Write	Default/Hex	Description
21	R/W	0x0	PORT21_DAT PD21 Data If the function of PD21 port is configured as input, the PORT21_DAT bit indicates the sate of the PD21 pin; If the function of PD21 port is configured as output, the sate of the PD21 pin can be configured via software by modifying the value of the PORT21_DAT bit. In this case, the value obtained by reading PORT21_DAT bit is the value set by the software; If the PD21 port is configured as functional pin, this bit is invalid.
20	R/W	0x0	PORT20_DAT PD20 Data If the function of PD20 port is configured as input, the PORT20_DAT bit indicates the sate of the PD20 pin; If the function of PD20 port is configured as output, the sate of the PD20 pin can be configured via software by modifying the value of the PORT20_DAT bit. In this case, the value obtained by reading PORT20_DAT bit is the value set by the software; If the PD20 port is configured as functional pin, this bit is invalid.
19	R/W	0x0	PORT19_DAT PD19 Data If the function of PD19 port is configured as input, the PORT19_DAT bit indicates the sate of the PD19 pin; If the function of PD19 port is configured as output, the sate of the PD19 pin can be configured via software by modifying the value of the PORT19_DAT bit. In this case, the value obtained by reading PORT19_DAT bit is the value set by the software; If the PD19 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A0			Register Name: PD_DAT
Bit	Read/Write	Default/Hex	Description
18	R/W	0x0	PORT18_DAT PD18 Data If the function of PD18 port is configured as input, the PORT18_DAT bit indicates the sate of the PD18 pin; If the function of PD18 port is configured as output, the sate of the PD18 pin can be configured via software by modifying the value of the PORT18_DAT bit. In this case, the value obtained by reading PORT18_DAT bit is the value set by the software; If the PD18 port is configured as functional pin, this bit is invalid.
17	R/W	0x0	PORT17_DAT PD17 Data If the function of PD17 port is configured as input, the PORT17_DAT bit indicates the sate of the PD17 pin; If the function of PD17 port is configured as output, the sate of the PD17 pin can be configured via software by modifying the value of the PORT17_DAT bit. In this case, the value obtained by reading PORT17_DAT bit is the value set by the software; If the PD17 port is configured as functional pin, this bit is invalid.
16	R/W	0x0	PORT16_DAT PD16 Data If the function of PD16 port is configured as input, the PORT16_DAT bit indicates the sate of the PD16 pin; If the function of PD16 port is configured as output, the sate of the PD16 pin can be configured via software by modifying the value of the PORT16_DAT bit. In this case, the value obtained by reading PORT16_DAT bit is the value set by the software; If the PD16 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A0			Register Name: PD_DAT
Bit	Read/Write	Default/Hex	Description
15	R/W	0x0	PORT15_DAT PD15 Data If the function of PD15 port is configured as input, the PORT15_DAT bit indicates the sate of the PD15 pin; If the function of PD15 port is configured as output, the sate of the PD15 pin can be configured via software by modifying the value of the PORT15_DAT bit. In this case, the value obtained by reading PORT15_DAT bit is the value set by the software; If the PD15 port is configured as functional pin, this bit is invalid.
14	R/W	0x0	PORT14_DAT PD14 Data If the function of PD14 port is configured as input, the PORT14_DAT bit indicates the sate of the PD14 pin; If the function of PD14 port is configured as output, the sate of the PD14 pin can be configured via software by modifying the value of the PORT14_DAT bit. In this case, the value obtained by reading PORT14_DAT bit is the value set by the software; If the PD14 port is configured as functional pin, this bit is invalid.
13	R/W	0x0	PORT13_DAT PD13 Data If the function of PD13 port is configured as input, the PORT13_DAT bit indicates the sate of the PD13 pin; If the function of PD13 port is configured as output, the sate of the PD13 pin can be configured via software by modifying the value of the PORT13_DAT bit. In this case, the value obtained by reading PORT13_DAT bit is the value set by the software; If the PD13 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A0			Register Name: PD_DAT
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	PORT12_DAT PD12 Data If the function of PD12 port is configured as input, the PORT12_DAT bit indicates the sate of the PD12 pin; If the function of PD12 port is configured as output, the sate of the PD12 pin can be configured via software by modifying the value of the PORT12_DAT bit. In this case, the value obtained by reading PORT12_DAT bit is the value set by the software; If the PD12 port is configured as functional pin, this bit is invalid.
11	R/W	0x0	PORT11_DAT PD11 Data If the function of PD11 port is configured as input, the PORT11_DAT bit indicates the sate of the PD11 pin; If the function of PD11 port is configured as output, the sate of the PD11 pin can be configured via software by modifying the value of the PORT11_DAT bit. In this case, the value obtained by reading PORT11_DAT bit is the value set by the software; If the PD11 port is configured as functional pin, this bit is invalid.
10	R/W	0x0	PORT10_DAT PD10 Data If the function of PD10 port is configured as input, the PORT10_DAT bit indicates the sate of the PD10 pin; If the function of PD10 port is configured as output, the sate of the PD10 pin can be configured via software by modifying the value of the PORT10_DAT bit. In this case, the value obtained by reading PORT10_DAT bit is the value set by the software; If the PD10 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A0			Register Name: PD_DAT
Bit	Read/Write	Default/Hex	Description
9	R/W	0x0	PORT9_DAT PD9 Data If the function of PD9 port is configured as input, the PORT9_DAT bit indicates the sate of the PD9 pin; If the function of PD9 port is configured as output, the sate of the PD9 pin can be configured via software by modifying the value of the PORT9_DAT bit. In this case, the value obtained by reading PORT9_DAT bit is the value set by the software; If the PD9 port is configured as functional pin, this bit is invalid.
8	R/W	0x0	PORT8_DAT PD8 Data If the function of PD8 port is configured as input, the PORT8_DAT bit indicates the sate of the PD8 pin; If the function of PD8 port is configured as output, the sate of the PD8 pin can be configured via software by modifying the value of the PORT8_DAT bit. In this case, the value obtained by reading PORT8_DAT bit is the value set by the software; If the PD8 port is configured as functional pin, this bit is invalid.
7	R/W	0x0	PORT7_DAT PD7 Data If the function of PD7 port is configured as input, the PORT7_DAT bit indicates the sate of the PD7 pin; If the function of PD7 port is configured as output, the sate of the PD7 pin can be configured via software by modifying the value of the PORT7_DAT bit. In this case, the value obtained by reading PORT7_DAT bit is the value set by the software; If the PD7 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A0			Register Name: PD_DAT
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	PORT6_DAT PD6 Data If the function of PD6 port is configured as input, the PORT6_DAT bit indicates the sate of the PD6 pin; If the function of PD6 port is configured as output, the sate of the PD6 pin can be configured via software by modifying the value of the PORT6_DAT bit. In this case, the value obtained by reading PORT6_DAT bit is the value set by the software; If the PD6 port is configured as functional pin, this bit is invalid.
5	R/W	0x0	PORT5_DAT PD5 Data If the function of PD5 port is configured as input, the PORT5_DAT bit indicates the sate of the PD5 pin; If the function of PD5 port is configured as output, the sate of the PD5 pin can be configured via software by modifying the value of the PORT5_DAT bit. In this case, the value obtained by reading PORT5_DAT bit is the value set by the software; If the PD5 port is configured as functional pin, this bit is invalid.
4	R/W	0x0	PORT4_DAT PD4 Data If the function of PD4 port is configured as input, the PORT4_DAT bit indicates the sate of the PD4 pin; If the function of PD4 port is configured as output, the sate of the PD4 pin can be configured via software by modifying the value of the PORT4_DAT bit. In this case, the value obtained by reading PORT4_DAT bit is the value set by the software; If the PD4 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A0			Register Name: PD_DAT
Bit	Read/Write	Default/Hex	Description
3	R/W	0x0	PORT3_DAT PD3 Data If the function of PD3 port is configured as input, the PORT3_DAT bit indicates the sate of the PD3 pin; If the function of PD3 port is configured as output, the sate of the PD3 pin can be configured via software by modifying the value of the PORT3_DAT bit. In this case, the value obtained by reading PORT3_DAT bit is the value set by the software; If the PD3 port is configured as functional pin, this bit is invalid.
2	R/W	0x0	PORT2_DAT PD2 Data If the function of PD2 port is configured as input, the PORT2_DAT bit indicates the sate of the PD2 pin; If the function of PD2 port is configured as output, the sate of the PD2 pin can be configured via software by modifying the value of the PORT2_DAT bit. In this case, the value obtained by reading PORT2_DAT bit is the value set by the software; If the PD2 port is configured as functional pin, this bit is invalid.
1	R/W	0x0	PORT1_DAT PD1 Data If the function of PD1 port is configured as input, the PORT1_DAT bit indicates the sate of the PD1 pin; If the function of PD1 port is configured as output, the sate of the PD1 pin can be configured via software by modifying the value of the PORT1_DAT bit. In this case, the value obtained by reading PORT1_DAT bit is the value set by the software; If the PD1 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A0			Register Name: PD_DAT
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	PORT0_DAT PD0 Data If the function of PD0 port is configured as input, the PORT0_DAT bit indicates the sate of the PD0 pin; If the function of PD0 port is configured as output, the sate of the PD0 pin can be configured via software by modifying the value of the PORT0_DAT bit. In this case, the value obtained by reading PORT0_DAT bit is the value set by the software; If the PD0 port is configured as functional pin, this bit is invalid.

15.6.5.19 0x00A4 PD Multi_Driving Register 0 (Default Value: 0x1111_1111)

Offset: 0x00A4			Register Name: PD_DRV0
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x1	PD7_DRV PD7 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
27:26	/	/	/
25:24	R/W	0x1	PD6_DRV PD6 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/
21:20	R/W	0x1	PD5_DRV PD5 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PD4_DRV PD4 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/
13:12	R/W	0x1	PD3_DRV PD3 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A4			Register Name: PD_DRV0
Bit	Read/Write	Default/Hex	Description
11:10	/	/	/
9:8	R/W	0x1	PD2_DRV PD2 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PD1_DRV PD1 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PD0_DRV PD0 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.20 0x00A8 PD Multi_Driving Register 1 (Default Value: 0x1111_1111)

Offset: 0x00A8			Register Name: PD_DRV1
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x1	PD15_DRV PD15 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
27:26	/	/	/
25:24	R/W	0x1	PD14_DRV PD14 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/
21:20	R/W	0x1	PD13_DRV PD13 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PD12_DRV PD12 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A8			Register Name: PD_DRV1
Bit	Read/Write	Default/Hex	Description
13:12	R/W	0x1	PD11_DRV PD11 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
11:10	/	/	/
9:8	R/W	0x1	PD10_DRV PD10 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PD9_DRV PD9 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PD8_DRV PD8 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.21 0x00AC PD Multi_Driving Register 2 (Default Value: 0x0111_1111)

Offset: 0x00AC			Register Name: PD_DRV2
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:24	R/W	0x1	PD22_DRV PD22 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/
21:20	R/W	0x1	PD21_DRV PD21 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PD20_DRV PD20 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00AC			Register Name: PD_DRV2
Bit	Read/Write	Default/Hex	Description
13:12	R/W	0x1	PD19_DRV PD19 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
11:10	/	/	/
9:8	R/W	0x1	PD18_DRV PD18 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PD17_DRV PD17 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PD16_DRV PD16 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.22 0x00B4 PD Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0x00B4			Register Name: PD_PUL0
Bit	Read/Write	Default/Hex	Description
31:30	R/W	0x0	PD15_PULL PD15 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
29:28	R/W	0x0	PD14_PULL PD14 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
27:26	R/W	0x0	PD13_PULL PD13 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
25:24	R/W	0x0	PD12_PULL PD12 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00B4			Register Name: PD_PUL0
Bit	Read/Write	Default/Hex	Description
23:22	R/W	0x0	PD11_PULL PD11 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
21:20	R/W	0x0	PD10_PULL PD10 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
19:18	R/W	0x0	PD9_PULL PD9 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
17:16	R/W	0x0	PD8_PULL PD8 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
15:14	R/W	0x0	PD7_PULL PD7 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
13:12	R/W	0x0	PD6_PULL PD6 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
11:10	R/W	0x0	PD5_PULL PD5 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
9:8	R/W	0x0	PD4_PULL PD4 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
7:6	R/W	0x0	PD3_PULL PD3 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
5:4	R/W	0x0	PD2_PULL PD2 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00B4			Register Name: PD_PUL0
Bit	Read/Write	Default/Hex	Description
3:2	R/W	0x0	PD1_PULL PD1 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
1:0	R/W	0x0	PD0_PULL PD0 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

15.6.5.23 0x00B8 PD Pull Register 1 (Default Value: 0x0000_0000)

Offset: 0x00B8			Register Name: PD_PUL1
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
13:12	R/W	0x0	PD22_PULL PD22 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
11:10	R/W	0x0	PD21_PULL PD21 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
9:8	R/W	0x0	PD20_PULL PD20 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
7:6	R/W	0x0	PD19_PULL PD19 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
5:4	R/W	0x0	PD18_PULL PD18 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
3:2	R/W	0x0	PD17_PULL PD17 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00B8			Register Name: PD_PUL1
Bit	Read/Write	Default/Hex	Description
1:0	R/W	0x0	PD16_PULL PD16 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

15.6.5.24 0x00C0 PE Configure Register 0 (Default Value: 0xFFFF_FFFF)

Offset: 0x00C0			Register Name: PE_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0xF	PE7_SELECT PE7 Select 0000: Input 0001: Output 0010: NCSI0-D0 0011: UART2-RX 0100: TWI3-SDA 0101: OWA-OUT 0110: HDMI0-SCL 0111: RJTAG-CK 1000: RGMII0-TXD0/RMII0-TXD0 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT7 1111: Disable
27:24	R/W	0xF	PE6_SELECT PE6 Select 0000: Input 0001: Output 0010: NCSI0-D6 0011: UART2-TX 0100: TWI3-SCK 0101: OWA-IN 0110: HDMI0-SDA 0111: RJTAG-DO 1000: RGMII0-TXD1/RMII0-TXD1 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT6 1111: Disable
23:20	R/W	0xF	PE5_SELECT PE5 Select 0000: Input 0001: Output 0010: NCSI0-D7 0011: LCD0-D17 0100: TWI2-SDA 0101: LEDC 0110: Reserved 0111: RJTAG-DI 1000: RGMII0-TXCTL/RMII0-TXEN 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT5 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00C0			Register Name: PE_CFG0
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0xF	PE4_SELECT PE4 Select 0000: Input 0001: Output 0010: NCSI0-D1 0011: LCD0-D16 0100: TWI2-SCK 0101: CLK-FANOUT2 0110: Reserved 0111: RJTAG-MS 1000: RGMII0-MDC 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT4 1111: Disable
15:12	R/W	0xF	PE3_SELECT PE3 Select 0000: Input 0001: Output 0010: NCSI0-PCLK 0011: LCD0-D9 0100: TWI0-SDA 0101: CLK-FANOUT1 0110: UART0-RX 0111: Reserved 1000: RGMII0-MDIO 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT3 1111: Disable
11:8	R/W	0xF	PE2_SELECT PE2 Select 0000: Input 0001: Output 0010: NCSI0-MCLK 0011: LCD0-D8 0100: TWI0-SCK 0101: CLK-FANOUT0 0110: UART0-TX 0111: Reserved 1000: RGMII0-RXCTL/RMII0-CRS-DV1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT2 1111: Disable
7:4	R/W	0xF	PE1_SELECT PE1 Select 0000: Input 0001: Output 0010: NCSI0-VSYNC 0011: LCD0-D1 0100: TWI1-SDA 0101: UART2-RX 0110: UART4-RX 0111: Reserved 1000: RGMII0-CLKIN/RMII0-RXER 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT1 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00C0			Register Name: PE_CFG0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0xF	PE0_SELECT PE0 Select 0000: Input 0001: Output 0010: NCSI0-HSYNC 0011: LCD0-D0 0100: TWI1-SCK 0101: UART2-TX 0110: UART4-TX 0111: Reserved 1000: RGMII0-EPHY-25/50M 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT0 1111: Disable

15.6.5.25 0x00C4 PE Configure Register 1 (Default Value: 0xFFFF_FFFF)

Offset: 0x00C4			Register Name: PE_CFG1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0xF	PE15_SELECT PE15 Select 0000: Input 0001: Output 0010: TWI1-SDA 0011: UART1-RX 0100: I2S0-DOUT0 0101: I2S0-DIN1 0110: DMIC-DATA3 0111: UART2-RX 1000: RGMII0-TXD3/RMII0-NULL 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT15 1111: Disable
27:24	R/W	0xF	PE14_SELECT PE14 Select 0000: Input 0001: Output 0010: TWI1-SCK 0011: UART1-TX 0100: I2S0-DOUT1 0101: I2S0-DIN0 0110: DMIC-DATA2 0111: UART2-TX 1000: RGMII0-TXD2/RMII0-NULL 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT14 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00C4			Register Name: PE_CFG1
Bit	Read/Write	Default/Hex	Description
23:20	R/W	0xF	PE13_SELECT PE13 Select 0000: Input 0001: Output 0010: NCSI0-D2 0011: UART5-RX 0100: PWM-6 0101: I2S0-LRCK 0110: DMIC-DATA1 0111: LCD0-VSYNC 1000: RGMII0-RXD3/RMII0-NULL 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT13 1111: Disable
19:16	R/W	0xF	PE12_SELECT PE12 Select 0000: Input 0001: Output 0010: NCSI0-D3 0011: UART5-TX 0100: PWM-7 0101: I2S0-BCLK 0110: DMIC-DATA0 0111: LCD0-HSYNC 1000: RGMII0-RXD2/RMII0-NULL 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT12 1111: Disable
15:12	R/W	0xF	PE11_SELECT PE11 Select 0000: Input 0001: Output 0010: NCSI0-FIELD 0011: UART4-RX 0100: IR-TX 0101: I2S0-MCLK 0110: DMIC-CLK 0111: TWI2-SCK 1000: RGMII0-RXCK/RMII0-NULL 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT11 1111: Disable
11:8	R/W	0xF	PE10_SELECT PE10 Select 0000: Input 0001: Output 0010: NCSI0-D4 0011: UART4-TX 0100: PWM-4 0101: IR-RX 0110: Reserved 0111: Reserved 1000: RGMII0-RXD0/RMII0-RXD0 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT10 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00C4			Register Name: PE_CFG1
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0xF	PE9_SELECT PE9 Select 0000: Input 0001: Output 0010: PWM-5 0011: UART2-CTS 0100: PWM-3 0101: UART3-RX 0110: HDMIRX-CEC 0111: TWI2-SDA 1000: RGMII0-RXD1/RMII0-RXD1 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT9 1111: Disable
3:0	R/W	0xF	PE8_SELECT PE8 Select 0000: Input 0001: Output 0010: NCSI0-D5 0011: UART2-RTS 0100: PWM-2 0101: UART3-TX 0110: Reserved 0111: Reserved 1000: RGMII0-TXCK/RMII0-TXCK 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT8 1111: Disable

15.6.5.26 0x00C8 PE Configure Register 2 (Default Value: 0x0000_00FF)

Offset: 0x00C8			Register Name: PE_CFG2
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:4	R/W	0xF	PE17_SELECT PE17 Select 0000: Input 0001: Output 0010: TWI3-SDA 0011: UART1-CTS 0100: I2S0-DOUT3 0101: I2S0-DIN3 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT17 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00C8			Register Name: PE_CFG2
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0xF	PE16_SELECT PE16 Select 0000: Input 0001: Output 0010: TWI3-SCK 0011: UART1-RTS 0100: I2S0-DOUT2 0101: I2S0-DIN2 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PE-EINT16 1111: Disable

15.6.5.27 0x00D0 PE Data Register (Default Value: 0x0000_0000)

Offset: 0x00D0			Register Name: PE_DAT
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W	0x0	PORT17_DAT PE17 Data If the function of PE17 port is configured as input, the PORT17_DAT bit indicates the sate of the PE17 pin; If the function of PE17 port is configured as output, the sate of the PE17 pin can be configured via software by modifying the value of the PORT17_DAT bit. In this case, the value obtained by reading PORT17_DAT bit is the value set by the software; If the PE17 port is configured as functional pin, this bit is invalid.
16	R/W	0x0	PORT16_DAT PE16 Data If the function of PE16 port is configured as input, the PORT16_DAT bit indicates the sate of the PE16 pin; If the function of PE16 port is configured as output, the sate of the PE16 pin can be configured via software by modifying the value of the PORT16_DAT bit. In this case, the value obtained by reading PORT16_DAT bit is the value set by the software; If the PE16 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00D0			Register Name: PE_DAT
Bit	Read/Write	Default/Hex	Description
15	R/W	0x0	PORT15_DAT PE15 Data If the function of PE15 port is configured as input, the PORT15_DAT bit indicates the sate of the PE15 pin; If the function of PE15 port is configured as output, the sate of the PE15 pin can be configured via software by modifying the value of the PORT15_DAT bit. In this case, the value obtained by reading PORT15_DAT bit is the value set by the software; If the PE15 port is configured as functional pin, this bit is invalid.
14	R/W	0x0	PORT14_DAT PE14 Data If the function of PE14 port is configured as input, the PORT14_DAT bit indicates the sate of the PE14 pin; If the function of PE14 port is configured as output, the sate of the PE14 pin can be configured via software by modifying the value of the PORT14_DAT bit. In this case, the value obtained by reading PORT14_DAT bit is the value set by the software; If the PE14 port is configured as functional pin, this bit is invalid.
13	R/W	0x0	PORT13_DAT PE13 Data If the function of PE13 port is configured as input, the PORT13_DAT bit indicates the sate of the PE13 pin; If the function of PE13 port is configured as output, the sate of the PE13 pin can be configured via software by modifying the value of the PORT13_DAT bit. In this case, the value obtained by reading PORT13_DAT bit is the value set by the software; If the PE13 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00D0			Register Name: PE_DAT
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	PORT12_DAT PE12 Data If the function of PE12 port is configured as input, the PORT12_DAT bit indicates the sate of the PE12 pin; If the function of PE12 port is configured as output, the sate of the PE12 pin can be configured via software by modifying the value of the PORT12_DAT bit. In this case, the value obtained by reading PORT12_DAT bit is the value set by the software; If the PE12 port is configured as functional pin, this bit is invalid.
11	R/W	0x0	PORT11_DAT PE11 Data If the function of PE11 port is configured as input, the PORT11_DAT bit indicates the sate of the PE11 pin; If the function of PE11 port is configured as output, the sate of the PE11 pin can be configured via software by modifying the value of the PORT11_DAT bit. In this case, the value obtained by reading PORT11_DAT bit is the value set by the software; If the PE11 port is configured as functional pin, this bit is invalid.
10	R/W	0x0	PORT10_DAT PE10 Data If the function of PE10 port is configured as input, the PORT10_DAT bit indicates the sate of the PE10 pin; If the function of PE10 port is configured as output, the sate of the PE10 pin can be configured via software by modifying the value of the PORT10_DAT bit. In this case, the value obtained by reading PORT10_DAT bit is the value set by the software; If the PE10 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00D0			Register Name: PE_DAT
Bit	Read/Write	Default/Hex	Description
9	R/W	0x0	PORT9_DAT PE9 Data If the function of PE9 port is configured as input, the PORT9_DAT bit indicates the sate of the PE9 pin; If the function of PE9 port is configured as output, the sate of the PE9 pin can be configured via software by modifying the value of the PORT9_DAT bit. In this case, the value obtained by reading PORT9_DAT bit is the value set by the software; If the PE9 port is configured as functional pin, this bit is invalid.
8	R/W	0x0	PORT8_DAT PE8 Data If the function of PE8 port is configured as input, the PORT8_DAT bit indicates the sate of the PE8 pin; If the function of PE8 port is configured as output, the sate of the PE8 pin can be configured via software by modifying the value of the PORT8_DAT bit. In this case, the value obtained by reading PORT8_DAT bit is the value set by the software; If the PE8 port is configured as functional pin, this bit is invalid.
7	R/W	0x0	PORT7_DAT PE7 Data If the function of PE7 port is configured as input, the PORT7_DAT bit indicates the sate of the PE7 pin; If the function of PE7 port is configured as output, the sate of the PE7 pin can be configured via software by modifying the value of the PORT7_DAT bit. In this case, the value obtained by reading PORT7_DAT bit is the value set by the software; If the PE7 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00D0			Register Name: PE_DAT
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	PORT6_DAT PE6 Data If the function of PE6 port is configured as input, the PORT6_DAT bit indicates the sate of the PE6 pin; If the function of PE6 port is configured as output, the sate of the PE6 pin can be configured via software by modifying the value of the PORT6_DAT bit. In this case, the value obtained by reading PORT6_DAT bit is the value set by the software; If the PE6 port is configured as functional pin, this bit is invalid.
5	R/W	0x0	PORT5_DAT PE5 Data If the function of PE5 port is configured as input, the PORT5_DAT bit indicates the sate of the PE5 pin; If the function of PE5 port is configured as output, the sate of the PE5 pin can be configured via software by modifying the value of the PORT5_DAT bit. In this case, the value obtained by reading PORT5_DAT bit is the value set by the software; If the PE5 port is configured as functional pin, this bit is invalid.
4	R/W	0x0	PORT4_DAT PE4 Data If the function of PE4 port is configured as input, the PORT4_DAT bit indicates the sate of the PE4 pin; If the function of PE4 port is configured as output, the sate of the PE4 pin can be configured via software by modifying the value of the PORT4_DAT bit. In this case, the value obtained by reading PORT4_DAT bit is the value set by the software; If the PE4 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00D0			Register Name: PE_DAT
Bit	Read/Write	Default/Hex	Description
3	R/W	0x0	PORT3_DAT PE3 Data If the function of PE3 port is configured as input, the PORT3_DAT bit indicates the sate of the PE3 pin; If the function of PE3 port is configured as output, the sate of the PE3 pin can be configured via software by modifying the value of the PORT3_DAT bit. In this case, the value obtained by reading PORT3_DAT bit is the value set by the software; If the PE3 port is configured as functional pin, this bit is invalid.
2	R/W	0x0	PORT2_DAT PE2 Data If the function of PE2 port is configured as input, the PORT2_DAT bit indicates the sate of the PE2 pin; If the function of PE2 port is configured as output, the sate of the PE2 pin can be configured via software by modifying the value of the PORT2_DAT bit. In this case, the value obtained by reading PORT2_DAT bit is the value set by the software; If the PE2 port is configured as functional pin, this bit is invalid.
1	R/W	0x0	PORT1_DAT PE1 Data If the function of PE1 port is configured as input, the PORT1_DAT bit indicates the sate of the PE1 pin; If the function of PE1 port is configured as output, the sate of the PE1 pin can be configured via software by modifying the value of the PORT1_DAT bit. In this case, the value obtained by reading PORT1_DAT bit is the value set by the software; If the PE1 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00D0			Register Name: PE_DAT
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	PORT0_DAT PE0 Data If the function of PE0 port is configured as input, the PORT0_DAT bit indicates the sate of the PE0 pin; If the function of PE0 port is configured as output, the sate of the PE0 pin can be configured via software by modifying the value of the PORT0_DAT bit. In this case, the value obtained by reading PORT0_DAT bit is the value set by the software; If the PE0 port is configured as functional pin, this bit is invalid.

15.6.5.28 0x00D4 PE Multi_Driving Register 0 (Default Value: 0x1111_1111)

Offset: 0x00D4			Register Name: PE_DRV0
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x1	PE7_DRV PE7 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
27:26	/	/	/
25:24	R/W	0x1	PE6_DRV PE6 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/
21:20	R/W	0x1	PE5_DRV PE5 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PE4_DRV PE4 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/
13:12	R/W	0x1	PE3_DRV PE3 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00D4			Register Name: PE_DRV0
Bit	Read/Write	Default/Hex	Description
11:10	/	/	/
9:8	R/W	0x1	PE2_DRV PE2 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PE1_DRV PE1 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PE0_DRV PE0 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.29 0x00D8 PE Multi_Driving Register 1 (Default Value: 0x1111_1111)

Offset: 0x00D8			Register Name: PE_DRV1
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x1	PE15_DRV PE15 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
27:26	/	/	/
25:24	R/W	0x1	PE14_DRV PE14 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/
21:20	R/W	0x1	PE13_DRV PE13 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PE12_DRV PE12 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00D8			Register Name: PE_DRV1
Bit	Read/Write	Default/Hex	Description
13:12	R/W	0x1	PE11_DRV PE11 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
11:10	/	/	/
9:8	R/W	0x1	PE10_DRV PE10 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PE9_DRV PE9 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PE8_DRV PE8 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.30 0x00DC PE Multi_Driving Register 2 (Default Value: 0x0000_0011)

Offset: 0x00DC			Register Name: PE_DRV2
Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5:4	R/W	0x1	PE17_DRV PE17 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PE16_DRV PE16 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.31 0x00E4 PE Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0x00E4			Register Name: PE_PUL0
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00E4			Register Name: PE_PUL0
Bit	Read/Write	Default/Hex	Description
31:30	R/W	0x0	PE15_PULL PE15 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
29:28	R/W	0x0	PE14_PULL PE14 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
27:26	R/W	0x0	PE13_PULL PE13 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
25:24	R/W	0x0	PE12_PULL PE12 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
23:22	R/W	0x0	PE11_PULL PE11 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
21:20	R/W	0x0	PE10_PULL PE10 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
19:18	R/W	0x0	PE9_PULL PE9 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
17:16	R/W	0x0	PE8_PULL PE8 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
15:14	R/W	0x0	PE7_PULL PE7 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
13:12	R/W	0x0	PE6_PULL PE6 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00E4			Register Name: PE_PUL0
Bit	Read/Write	Default/Hex	Description
11:10	R/W	0x0	PE5_PULL PE5 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
9:8	R/W	0x0	PE4_PULL PE4 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
7:6	R/W	0x0	PE3_PULL PE3 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
5:4	R/W	0x0	PE2_PULL PE2 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
3:2	R/W	0x0	PE1_PULL PE1 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
1:0	R/W	0x0	PE0_PULL PE0 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

15.6.5.32 0x00E8 PE Pull Register 1 (Default Value: 0x0000_0000)

Offset: 0x00E8			Register Name: PE_PUL1
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:2	R/W	0x0	PE17_PULL PE17 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
1:0	R/W	0x0	PE16_PULL PE16 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.5.33 0x00F0 PF Configure Register 0 (Default Value: 0x0FFF_FFFF)

Offset: 0x00F0			Register Name: PF_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:24	R/W	0xF	PF6_SELECT PF6 Select 0000: Input 0001: Output 0010: Reserved 0011: OWA-OUT 0100: IR-RX 0101: Reserved 0110: PWM-5 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PF-EINT6 1111: Disable
23:20	R/W	0xF	PF5_SELECT PF5 Select 0000: Input 0001: Output 0010: SDC0-D2 0011: DJTAG-CK 0100: RJTAG-CK 0101: Reserved 0110: TWI1-SDA 0111: LCD0-D17 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PF-EINT5 1111: Disable
19:16	R/W	0xF	PF4_SELECT PF4 Select 0000: Input 0001: Output 0010: SDC0-D3 0011: UART0-RX 0100: TWI0-SDA 0101: PWM-6 0110: IR-TX 0111: LCD0-D16 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PF-EINT4 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00F0			Register Name: PF_CFG0
Bit	Read/Write	Default/Hex	Description
15:12	R/W	0xF	PF3_SELECT PF3 Select 0000: Input 0001: Output 0010: SDC0-CMD 0011: DJTAG-DO 0100: RJTAG-DO 0101: Reserved 0110: TWI1-SCK 0111: LCD0-D9 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PF-EINT3 1111: Disable
11:8	R/W	0xF	PF2_SELECT PF2 Select 0000: Input 0001: Output 0010: SDC0-CLK 0011: UART0-TX 0100: TWI0-SCK 0101: LEDC 0110: OWA-IN 0111: LCD0-D8 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PF-EINT2 1111: Disable
7:4	R/W	0xF	PF1_SELECT PF1 Select 0000: Input 0001: Output 0010: SDC0-D0 0011: DJTAG-DI 0100: RJTAG-DI 0101: Reserved 0110: Reserved 0111: LCD0-D1 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PF-EINT1 1111: Disable
3:0	R/W	0xF	PF0_SELECT PF0 Select 0000: Input 0001: Output 0010: SDC0-D1 0011: DJTAG-MS 0100: RJTAG-MS 0101: Reserved 0110: Reserved 0111: LCD0-D0 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PF-EINT0 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.5.34 0x0100 PF Data Register (Default Value: 0x0000_0000)

Offset: 0x0100			Register Name: PF_DAT
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6	R/W	0x0	PORT6_DAT PF6 Data If the function of PF6 port is configured as input, the PORT6_DAT bit indicates the sate of the PF6 pin; If the function of PF6 port is configured as output, the sate of the PF6 pin can be configured via software by modifying the value of the PORT6_DAT bit. In this case, the value obtained by reading PORT6_DAT bit is the value set by the software; If the PF6 port is configured as functional pin, this bit is invalid.
5	R/W	0x0	PORT5_DAT PF5 Data If the function of PF5 port is configured as input, the PORT5_DAT bit indicates the sate of the PF5 pin; If the function of PF5 port is configured as output, the sate of the PF5 pin can be configured via software by modifying the value of the PORT5_DAT bit. In this case, the value obtained by reading PORT5_DAT bit is the value set by the software; If the PF5 port is configured as functional pin, this bit is invalid.
4	R/W	0x0	PORT4_DAT PF4 Data If the function of PF4 port is configured as input, the PORT4_DAT bit indicates the sate of the PF4 pin; If the function of PF4 port is configured as output, the sate of the PF4 pin can be configured via software by modifying the value of the PORT4_DAT bit. In this case, the value obtained by reading PORT4_DAT bit is the value set by the software; If the PF4 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0100			Register Name: PF_DAT
Bit	Read/Write	Default/Hex	Description
3	R/W	0x0	PORT3_DAT PF3 Data If the function of PF3 port is configured as input, the PORT3_DAT bit indicates the sate of the PF3 pin; If the function of PF3 port is configured as output, the sate of the PF3 pin can be configured via software by modifying the value of the PORT3_DAT bit. In this case, the value obtained by reading PORT3_DAT bit is the value set by the software; If the PF3 port is configured as functional pin, this bit is invalid.
2	R/W	0x0	PORT2_DAT PF2 Data If the function of PF2 port is configured as input, the PORT2_DAT bit indicates the sate of the PF2 pin; If the function of PF2 port is configured as output, the sate of the PF2 pin can be configured via software by modifying the value of the PORT2_DAT bit. In this case, the value obtained by reading PORT2_DAT bit is the value set by the software; If the PF2 port is configured as functional pin, this bit is invalid.
1	R/W	0x0	PORT1_DAT PF1 Data If the function of PF1 port is configured as input, the PORT1_DAT bit indicates the sate of the PF1 pin; If the function of PF1 port is configured as output, the sate of the PF1 pin can be configured via software by modifying the value of the PORT1_DAT bit. In this case, the value obtained by reading PORT1_DAT bit is the value set by the software; If the PF1 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0100			Register Name: PF_DAT
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	PORT0_DAT PF0 Data If the function of PF0 port is configured as input, the PORT0_DAT bit indicates the sate of the PF0 pin; If the function of PF0 port is configured as output, the sate of the PF0 pin can be configured via software by modifying the value of the PORT0_DAT bit. In this case, the value obtained by reading PORT0_DAT bit is the value set by the software; If the PF0 port is configured as functional pin, this bit is invalid.

15.6.5.35 0x0104 PF Multi_Driving Register 0 (Default Value: 0x0111_1111)

Offset: 0x0104			Register Name: PF_DRV0
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:24	R/W	0x1	PF6_DRV PF6 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/
21:20	R/W	0x1	PF5_DRV PF5 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PF4_DRV PF4 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/
13:12	R/W	0x1	PF3_DRV PF3 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
11:10	/	/	/
9:8	R/W	0x1	PF2_DRV PF2 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0104			Register Name: PF_DRV0
Bit	Read/Write	Default/Hex	Description
7:6	/	/	/
5:4	R/W	0x1	PF1_DRV PF1 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PF0_DRV PF0 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.36 0x0114 PF Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0x0114			Register Name: PF_PUL0
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
13:12	R/W	0x0	PF6_PULL PF6 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
11:10	R/W	0x0	PF5_PULL PF5 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
9:8	R/W	0x0	PF4_PULL PF4 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
7:6	R/W	0x0	PF3_PULL PF3 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
5:4	R/W	0x0	PF2_PULL PF2 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
3:2	R/W	0x0	PF1_PULL PF1 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0114			Register Name: PF_PUL0
Bit	Read/Write	Default/Hex	Description
1:0	R/W	0x0	PF0_PULL PF0 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

15.6.5.37 0x0120 PG Configure Register 0 (Default Value: 0xFFFF_FFFF)

Offset: 0x0120			Register Name: PG_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0xF	PG7_SELECT PG7 Select 0000: Input 0001: Output 0010: UART1-RX 0011: TWI2-SDA 0100: RGMII1-TXD0/RMII1-TXD0 0101: OWA-IN 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT7 1111: Disable
27:24	R/W	0xF	PG6_SELECT PG6 Select 0000: Input 0001: Output 0010: UART1-TX 0011: TWI2-SCK 0100: RGMII1-TXD1/RMII1-TXD1 0101: PWM-1 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT6 1111: Disable
23:20	R/W	0xF	PG5_SELECT PG5 Select 0000: Input 0001: Output 0010: SDC1-D2 0011: UART5-RX 0100: RGMII1-TXCTL/RMII1-TXEN 0101: PWM-4 0110: SDC1-D2 0111: SDC1-D0 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT5 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0120			Register Name: PG_CFG0
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0xF	PG4_SELECT PG4 Select 0000: Input 0001: Output 0010: SDC1-D3 0011: UART5-TX 0100: RGMII1-MDC 0101: PWM-5 0110: SDC1-CMD 0111: SDC1-CMD 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT4 1111: Disable
15:12	R/W	0xF	PG3_SELECT PG3 Select 0000: Input 0001: Output 0010: SDC1-CMD 0011: UART3-CTS 0100: RGMII1-MDIO 0101: UART4-RX 0110: SDC1-D0 0111: SDC1-D2 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT3 1111: Disable
11:8	R/W	0xF	PG2_SELECT PG2 Select 0000: Input 0001: Output 0010: SDC1-CLK 0011: UART3-RTS 0100: RGMII1-RXCTL/RMII1-CRS-DV0101: UART4-TX 0110: SDC1-CLK 0111: SDC1-CLK 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT2 1111: Disable
7:4	R/W	0xF	PG1_SELECT PG1 Select 0000: Input 0001: Output 0010: SDC1-D0 0011: UART3-RX 0100: RGMII1-CLKIN/RMII1-RXER 0101: PWM-6 0110: SDC1-D1 0111: SDC1-D3 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT1 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0120			Register Name: PG_CFG0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0xF	PG0_SELECT PG0 Select 0000: Input 0001: Output 0010: SDC1-D1 0011: UART3-TX 0100: RGMII1-EPHY-25/50M 0101: PWM-7 0110: SDC1-D3 0111: SDC1-D1 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT0 1111: Disable

15.6.5.38 0x0124 PG Configure Register 1 (Default Value: 0xFFFF_FFFF)

Offset: 0x0124			Register Name: PG_CFG1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0xF	PG15_SELECT PG15 Select 0000: Input 0001: Output 0010: I2S1-DOUT0 0011: TWI2-SDA 0100: RGMII1-TXD3/RMII1-NULL 0101: I2S1-DIN1 0110: Reserved 0111: UART1-CTS 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT15 1111: Disable
27:24	R/W	0xF	PG14_SELECT PG14 Select 0000: Input 0001: Output 0010: I2S1-DIN0 0011: TWI2-SCK 0100: RGMII1-TXD2/RMII1-NULL 0101: I2S1-DOUT1 0110: Reserved 0111: UART1-RTS 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT14 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0124			Register Name: PG_CFG1
Bit	Read/Write	Default/Hex	Description
23:20	R/W	0xF	PG13_SELECT PG13 Select 0000: Input 0001: Output 0010: I2S1-BCLK 0011: TWI0-SDA 0100: RGMII1-RXD3/RMII1-NULL 0101: PWM-2 0110: LEDC 0111: UART1-RX 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT13 1111: Disable
19:16	R/W	0xF	PG12_SELECT PG12 Select 0000: Input 0001: Output 0010: I2S1-LRCK 0011: TWI0-SCK 0100: RGMII1-RXD2/RMII1-NULL 0101: CLK-FANOUT2 0110: PWM-0 0111: UART1-TX 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT12 1111: Disable
15:12	R/W	0xF	PG11_SELECT PG11 Select 0000: Input 0001: Output 0010: I2S1-MCLK 0011: TWI3-SDA 0100: RGMII1-RXCK/RMII1-NULL 0101: CLK-FANOUT1 0110: TCON-FSYNC 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT11 1111: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0124			Register Name: PG_CFG1
Bit	Read/Write	Default/Hex	Description
11:8	R/W	0xF	PG10_SELECT PG10 Select 0000: Input 0001: Output 0010: PWM-3 0011: TWI3-SCK 0100: RGMII1-RXD0/RMII1-RXD0 0101: CLK-FANOUT0 0110: IR-RX 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT10 1111: Disable
7:4	R/W	0xF	PG9_SELECT PG9 Select 0000: Input 0001: Output 0010: UART1-CTS 0011: TWI1-SDA 0100: RGMII1-RXD1/RMII1-RXD1 0101: UART3-RX 0110: Reserved 0111: Reserved 1000: HDMI1-SDA 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT9 1111: Disable
3:0	R/W	0xF	PG8_SELECT PG8 Select 0000: Input 0001: Output 0010: UART1-RTS 0011: TWI1-SCK 0100: RGMII1-TXCK/RMII1-TXCK 0101: UART3-TX 0110: Reserved 0111: Reserved 1000: HDMI1-SCL 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT8 1111: Disable

15.6.5.39 0x0128 PG Configure Register 2 (Default Value: 0x0000_0FFF)

Offset: 0x0128			Register Name: PG_CFG2
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0128			Register Name: PG_CFG2
Bit	Read/Write	Default/Hex	Description
11:8	R/W	0xF	PG18_SELECT PG18 Select 0000: Input 0001: Output 0010: UART2-RX 0011: TWI3-SDA 0100: PWM-6 0101: CLK-FANOUT1 0110: OWA-OUT 0111: UART0-RX 1000: HDMI1-SDA 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT18 1111: Disable
7:4	R/W	0xF	PG17_SELECT PG17 Select 0000: Input 0001: Output 0010: UART2-TX 0011: TWI3-SCK 0100: PWM-7 0101: CLK-FANOUT0 0110: IR-TX 0111: UART0-TX 1000: HDMI1-SCL 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT17 1111: Disable
3:0	R/W	0xF	PG16_SELECT PG16 Select 0000: Input 0001: Output 0010: IR-RX 0011: TCON-FSYNC 0100: PWM-5 0101: CLK-FANOUT2 0110: OWA-IN 0111: LEDC 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: PG-EINT16 1111: Disable

15.6.5.40 0x0130 PG Data Register (Default Value: 0x0000_0000)

Offset: 0x0130			Register Name: PG_DAT
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0130			Register Name: PG_DAT
Bit	Read/Write	Default/Hex	Description
18	R/W	0x0	PORT18_DAT PG18 Data If the function of PG18 port is configured as input, the PORT18_DAT bit indicates the sate of the PG18 pin; If the function of PG18 port is configured as output, the sate of the PG18 pin can be configured via software by modifying the value of the PORT18_DAT bit. In this case, the value obtained by reading PORT18_DAT bit is the value set by the software; If the PG18 port is configured as functional pin, this bit is invalid.
17	R/W	0x0	PORT17_DAT PG17 Data If the function of PG17 port is configured as input, the PORT17_DAT bit indicates the sate of the PG17 pin; If the function of PG17 port is configured as output, the sate of the PG17 pin can be configured via software by modifying the value of the PORT17_DAT bit. In this case, the value obtained by reading PORT17_DAT bit is the value set by the software; If the PG17 port is configured as functional pin, this bit is invalid.
16	R/W	0x0	PORT16_DAT PG16 Data If the function of PG16 port is configured as input, the PORT16_DAT bit indicates the sate of the PG16 pin; If the function of PG16 port is configured as output, the sate of the PG16 pin can be configured via software by modifying the value of the PORT16_DAT bit. In this case, the value obtained by reading PORT16_DAT bit is the value set by the software; If the PG16 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0130			Register Name: PG_DAT
Bit	Read/Write	Default/Hex	Description
15	R/W	0x0	PORT15_DAT PG15 Data If the function of PG15 port is configured as input, the PORT15_DAT bit indicates the sate of the PG15 pin; If the function of PG15 port is configured as output, the sate of the PG15 pin can be configured via software by modifying the value of the PORT15_DAT bit. In this case, the value obtained by reading PORT15_DAT bit is the value set by the software; If the PG15 port is configured as functional pin, this bit is invalid.
14	R/W	0x0	PORT14_DAT PG14 Data If the function of PG14 port is configured as input, the PORT14_DAT bit indicates the sate of the PG14 pin; If the function of PG14 port is configured as output, the sate of the PG14 pin can be configured via software by modifying the value of the PORT14_DAT bit. In this case, the value obtained by reading PORT14_DAT bit is the value set by the software; If the PG14 port is configured as functional pin, this bit is invalid.
13	R/W	0x0	PORT13_DAT PG13 Data If the function of PG13 port is configured as input, the PORT13_DAT bit indicates the sate of the PG13 pin; If the function of PG13 port is configured as output, the sate of the PG13 pin can be configured via software by modifying the value of the PORT13_DAT bit. In this case, the value obtained by reading PORT13_DAT bit is the value set by the software; If the PG13 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0130			Register Name: PG_DAT
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	PORT12_DAT PG12 Data If the function of PG12 port is configured as input, the PORT12_DAT bit indicates the sate of the PG12 pin; If the function of PG12 port is configured as output, the sate of the PG12 pin can be configured via software by modifying the value of the PORT12_DAT bit. In this case, the value obtained by reading PORT12_DAT bit is the value set by the software; If the PG12 port is configured as functional pin, this bit is invalid.
11	R/W	0x0	PORT11_DAT PG11 Data If the function of PG11 port is configured as input, the PORT11_DAT bit indicates the sate of the PG11 pin; If the function of PG11 port is configured as output, the sate of the PG11 pin can be configured via software by modifying the value of the PORT11_DAT bit. In this case, the value obtained by reading PORT11_DAT bit is the value set by the software; If the PG11 port is configured as functional pin, this bit is invalid.
10	R/W	0x0	PORT10_DAT PG10 Data If the function of PG10 port is configured as input, the PORT10_DAT bit indicates the sate of the PG10 pin; If the function of PG10 port is configured as output, the sate of the PG10 pin can be configured via software by modifying the value of the PORT10_DAT bit. In this case, the value obtained by reading PORT10_DAT bit is the value set by the software; If the PG10 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0130			Register Name: PG_DAT
Bit	Read/Write	Default/Hex	Description
9	R/W	0x0	PORT9_DAT PG9 Data If the function of PG9 port is configured as input, the PORT9_DAT bit indicates the sate of the PG9 pin; If the function of PG9 port is configured as output, the sate of the PG9 pin can be configured via software by modifying the value of the PORT9_DAT bit. In this case, the value obtained by reading PORT9_DAT bit is the value set by the software; If the PG9 port is configured as functional pin, this bit is invalid.
8	R/W	0x0	PORT8_DAT PG8 Data If the function of PG8 port is configured as input, the PORT8_DAT bit indicates the sate of the PG8 pin; If the function of PG8 port is configured as output, the sate of the PG8 pin can be configured via software by modifying the value of the PORT8_DAT bit. In this case, the value obtained by reading PORT8_DAT bit is the value set by the software; If the PG8 port is configured as functional pin, this bit is invalid.
7	R/W	0x0	PORT7_DAT PG7 Data If the function of PG7 port is configured as input, the PORT7_DAT bit indicates the sate of the PG7 pin; If the function of PG7 port is configured as output, the sate of the PG7 pin can be configured via software by modifying the value of the PORT7_DAT bit. In this case, the value obtained by reading PORT7_DAT bit is the value set by the software; If the PG7 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0130			Register Name: PG_DAT
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	PORT6_DAT PG6 Data If the function of PG6 port is configured as input, the PORT6_DAT bit indicates the sate of the PG6 pin; If the function of PG6 port is configured as output, the sate of the PG6 pin can be configured via software by modifying the value of the PORT6_DAT bit. In this case, the value obtained by reading PORT6_DAT bit is the value set by the software; If the PG6 port is configured as functional pin, this bit is invalid.
5	R/W	0x0	PORT5_DAT PG5 Data If the function of PG5 port is configured as input, the PORT5_DAT bit indicates the sate of the PG5 pin; If the function of PG5 port is configured as output, the sate of the PG5 pin can be configured via software by modifying the value of the PORT5_DAT bit. In this case, the value obtained by reading PORT5_DAT bit is the value set by the software; If the PG5 port is configured as functional pin, this bit is invalid.
4	R/W	0x0	PORT4_DAT PG4 Data If the function of PG4 port is configured as input, the PORT4_DAT bit indicates the sate of the PG4 pin; If the function of PG4 port is configured as output, the sate of the PG4 pin can be configured via software by modifying the value of the PORT4_DAT bit. In this case, the value obtained by reading PORT4_DAT bit is the value set by the software; If the PG4 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0130			Register Name: PG_DAT
Bit	Read/Write	Default/Hex	Description
3	R/W	0x0	PORT3_DAT PG3 Data If the function of PG3 port is configured as input, the PORT3_DAT bit indicates the sate of the PG3 pin; If the function of PG3 port is configured as output, the sate of the PG3 pin can be configured via software by modifying the value of the PORT3_DAT bit. In this case, the value obtained by reading PORT3_DAT bit is the value set by the software; If the PG3 port is configured as functional pin, this bit is invalid.
2	R/W	0x0	PORT2_DAT PG2 Data If the function of PG2 port is configured as input, the PORT2_DAT bit indicates the sate of the PG2 pin; If the function of PG2 port is configured as output, the sate of the PG2 pin can be configured via software by modifying the value of the PORT2_DAT bit. In this case, the value obtained by reading PORT2_DAT bit is the value set by the software; If the PG2 port is configured as functional pin, this bit is invalid.
1	R/W	0x0	PORT1_DAT PG1 Data If the function of PG1 port is configured as input, the PORT1_DAT bit indicates the sate of the PG1 pin; If the function of PG1 port is configured as output, the sate of the PG1 pin can be configured via software by modifying the value of the PORT1_DAT bit. In this case, the value obtained by reading PORT1_DAT bit is the value set by the software; If the PG1 port is configured as functional pin, this bit is invalid.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0130			Register Name: PG_DAT
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	PORT0_DAT PG0 Data If the function of PG0 port is configured as input, the PORT0_DAT bit indicates the sate of the PG0 pin; If the function of PG0 port is configured as output, the sate of the PG0 pin can be configured via software by modifying the value of the PORT0_DAT bit. In this case, the value obtained by reading PORT0_DAT bit is the value set by the software; If the PG0 port is configured as functional pin, this bit is invalid.

15.6.5.41 0x0134 PG Multi_Driving Register 0 (Default Value: 0x1111_1111)

Offset: 0x0134			Register Name: PG_DRV0
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x1	PG7_DRV PG7 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
27:26	/	/	/
25:24	R/W	0x1	PG6_DRV PG6 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/
21:20	R/W	0x1	PG5_DRV PG5 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PG4_DRV PG4 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/
13:12	R/W	0x1	PG3_DRV PG3 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0134			Register Name: PG_DRV0
Bit	Read/Write	Default/Hex	Description
11:10	/	/	/
9:8	R/W	0x1	PG2_DRV PG2 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PG1_DRV PG1 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PG0_DRV PG0 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.42 0x0138 PG Multi_Driving Register 1 (Default Value: 0x1111_1111)

Offset: 0x0138			Register Name: PG_DRV1
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:28	R/W	0x1	PG15_DRV PG15 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
27:26	/	/	/
25:24	R/W	0x1	PG14_DRV PG14 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
23:22	/	/	/
21:20	R/W	0x1	PG13_DRV PG13 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
19:18	/	/	/
17:16	R/W	0x1	PG12_DRV PG12 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
15:14	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0138			Register Name: PG_DRV1
Bit	Read/Write	Default/Hex	Description
13:12	R/W	0x1	PG11_DRV PG11 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
11:10	/	/	/
9:8	R/W	0x1	PG10_DRV PG10 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PG9_DRV PG9 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PG8_DRV PG8 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

15.6.5.43 0x013C PG Multi_Driving Register 2 (Default Value: 0x0000_0111)

Offset: 0x013C			Register Name: PG_DRV2
Bit	Read/Write	Default/Hex	Description
31:10	/	/	/
9:8	R/W	0x1	PG18_DRV PG18 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
7:6	/	/	/
5:4	R/W	0x1	PG17_DRV PG17 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3
3:2	/	/	/
1:0	R/W	0x1	PG16_DRV PG16 Multi-driving Select 00: Level0 01: Level1 10: Level2 11: Level3

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.5.44 0x0144 PG Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0x0144			Register Name: PG_PUL0
Bit	Read/Write	Default/Hex	Description
31:30	R/W	0x0	PG15_PULL PG15 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
29:28	R/W	0x0	PG14_PULL PG14 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
27:26	R/W	0x0	PG13_PULL PG13 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
25:24	R/W	0x0	PG12_PULL PG12 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
23:22	R/W	0x0	PG11_PULL PG11 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
21:20	R/W	0x0	PG10_PULL PG10 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
19:18	R/W	0x0	PG9_PULL PG9 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
17:16	R/W	0x0	PG8_PULL PG8 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
15:14	R/W	0x0	PG7_PULL PG7 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
13:12	R/W	0x0	PG6_PULL PG6 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0144			Register Name: PG_PUL0
Bit	Read/Write	Default/Hex	Description
11:10	R/W	0x0	PG5_PULL PG5 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
9:8	R/W	0x0	PG4_PULL PG4 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
7:6	R/W	0x0	PG3_PULL PG3 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
5:4	R/W	0x0	PG2_PULL PG2 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
3:2	R/W	0x0	PG1_PULL PG1 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
1:0	R/W	0x0	PG0_PULL PG0 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

15.6.5.45 0x0148 PG Pull Register 1 (Default Value: 0x0000_0000)

Offset: 0x0148			Register Name: PG_PUL1
Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5:4	R/W	0x0	PG18_PULL PG18 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
3:2	R/W	0x0	PG17_PULL PG17 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0148			Register Name: PG_PUL1
Bit	Read/Write	Default/Hex	Description
1:0	R/W	0x0	PG16_PULL PG16 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved

15.6.5.46 0x0200 PA External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0x0200			Register Name: PA_INT_CFG0
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:12	R/W	0x0	EINT3_CFG External INT3 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT2_CFG External INT2 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT1_CFG External INT1 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0200			Register Name: PA_INT_CFG0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0x0	EINT0_CFG External INT0 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.47 0x0210 PA External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0210			Register Name: PA_INT_CTL
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3	R/W	0x0	EINT3_CTL External INT3 Enable 0: Disable 1: Enable
2	R/W	0x0	EINT2_CTL External INT2 Enable 0: Disable 1: Enable
1	R/W	0x0	EINT1_CTL External INT1 Enable 0: Disable 1: Enable
0	R/W	0x0	EINT0_CTL External INT0 Enable 0: Disable 1: Enable

15.6.5.48 0x0214 PA External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0214			Register Name: PA_INT_STA
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3	R/W1C	0x0	EINT3_STATUS External INT3 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0214			Register Name: PA_INT_STA
Bit	Read/Write	Default/Hex	Description
2	R/W1C	0x0	EINT2_STATUS External INT2 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
1	R/W1C	0x0	EINT1_STATUS External INT1 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
0	R/W1C	0x0	EINT0_STATUS External INT0 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

15.6.5.49 0x0218 PA External Debounce Configure Register (Default Value: 0x0000_0000)

Offset: 0x0218			Register Name: PA_INT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6:4	R/W	0x0	DEB_CLK_PRE_SCALE Debounce Clock Pre_scale n The selected clock source is prescaled by 2^n.
3:1	/	/	/
0	R/W	0x0	GPIO_INT_CLK_SELECT GPIO Interrupt Clock Select 0: LOSC 32 kHz 1: HOSC 24 MHz

15.6.5.50 0x0220 PB External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0x0220			Register Name: PB_INT_CFG0
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0220			Register Name: PB_INT_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	EINT7_CFG External INT7 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
27:24	R/W	0x0	EINT6_CFG External INT6 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
23:20	R/W	0x0	EINT5_CFG External INT5 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
19:16	R/W	0x0	EINT4_CFG External INT4 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
15:12	R/W	0x0	EINT3_CFG External INT3 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0220			Register Name: PB_INT_CFG0
Bit	Read/Write	Default/Hex	Description
11:8	R/W	0x0	EINT2_CFG External INT2 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT1_CFG External INT1 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT0_CFG External INT0 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.51 0x0230 PB External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0230			Register Name: PB_INT_CTL
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	EINT7_CTL External INT7 Enable 0: Disable 1: Enable
6	R/W	0x0	EINT6_CTL External INT6 Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0230			Register Name: PB_INT_CTL
Bit	Read/Write	Default/Hex	Description
5	R/W	0x0	EINT5_CTL External INT5 Enable 0: Disable 1: Enable
4	R/W	0x0	EINT4_CTL External INT4 Enable 0: Disable 1: Enable
3	R/W	0x0	EINT3_CTL External INT3 Enable 0: Disable 1: Enable
2	R/W	0x0	EINT2_CTL External INT2 Enable 0: Disable 1: Enable
1	R/W	0x0	EINT1_CTL External INT1 Enable 0: Disable 1: Enable
0	R/W	0x0	EINT0_CTL External INT0 Enable 0: Disable 1: Enable

15.6.5.52 0x0234 PB External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0234			Register Name: PB_INT_STA
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W1C	0x0	EINT7_STATUS External INT7 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
6	R/W1C	0x0	EINT6_STATUS External INT6 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0234			Register Name: PB_INT_STA
Bit	Read/Write	Default/Hex	Description
5	R/W1C	0x0	EINT5_STATUS External INT5 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
4	R/W1C	0x0	EINT4_STATUS External INT4 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
3	R/W1C	0x0	EINT3_STATUS External INT3 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
2	R/W1C	0x0	EINT2_STATUS External INT2 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
1	R/W1C	0x0	EINT1_STATUS External INT1 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
0	R/W1C	0x0	EINT0_STATUS External INT0 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

15.6.5.53 0x0238 PB External Debounce Configure Register (Default Value: 0x0000_0000)

Offset: 0x0238			Register Name: PB_INT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6:4	R/W	0x0	DEB_CLK_PRE_SCALE Debounce Clock Pre_scale n The selected clock source is prescaled by 2^n.
3:1	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0238			Register Name: PB_INT_DEB
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	GPIO_INT_CLK_SELECT GPIO Interrupt Clock Select 0: LOSC 32 kHz 1: HOSC 24 MHz

15.6.5.54 0x0240 PC External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0x0240			Register Name: PC_INT_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	EINT7_CFG External INT7 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
27:24	R/W	0x0	EINT6_CFG External INT6 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
23:20	R/W	0x0	EINT5_CFG External INT5 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
19:16	R/W	0x0	EINT4_CFG External INT4 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0240			Register Name: PC_INT_CFG0
Bit	Read/Write	Default/Hex	Description
15:12	R/W	0x0	EINT3_CFG External INT3 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT2_CFG External INT2 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT1_CFG External INT1 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT0_CFG External INT0 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.55 0x0244 PC External Interrupt Configure Register 1 (Default Value: 0x0000_0000)

Offset: 0x0244			Register Name: PC_INT_CFG1
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0244			Register Name: PC_INT_CFG1
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0x0	EINT12_CFG External INT12 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
15:12	R/W	0x0	EINT11_CFG External INT11 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT10_CFG External INT10 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT9_CFG External INT9 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT8_CFG External INT8 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.5.56 0x0250 PC External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0250			Register Name: PC_INT_CTL
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/
12	R/W	0x0	EINT12_CTL External INT12 Enable 0: Disable 1: Enable
11	R/W	0x0	EINT11_CTL External INT11 Enable 0: Disable 1: Enable
10	R/W	0x0	EINT10_CTL External INT10 Enable 0: Disable 1: Enable
9	R/W	0x0	EINT9_CTL External INT9 Enable 0: Disable 1: Enable
8	R/W	0x0	EINT8_CTL External INT8 Enable 0: Disable 1: Enable
7	R/W	0x0	EINT7_CTL External INT7 Enable 0: Disable 1: Enable
6	R/W	0x0	EINT6_CTL External INT6 Enable 0: Disable 1: Enable
5	R/W	0x0	EINT5_CTL External INT5 Enable 0: Disable 1: Enable
4	R/W	0x0	EINT4_CTL External INT4 Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0250			Register Name: PC_INT_CTL
Bit	Read/Write	Default/Hex	Description
3	R/W	0x0	EINT3_CTL External INT3 Enable 0: Disable 1: Enable
2	R/W	0x0	EINT2_CTL External INT2 Enable 0: Disable 1: Enable
1	R/W	0x0	EINT1_CTL External INT1 Enable 0: Disable 1: Enable
0	R/W	0x0	EINT0_CTL External INT0 Enable 0: Disable 1: Enable

15.6.5.57 0x0254 PC External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0254			Register Name: PC_INT_STA
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/
12	R/W1C	0x0	EINT12_STATUS External INT12 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
11	R/W1C	0x0	EINT11_STATUS External INT11 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
10	R/W1C	0x0	EINT10_STATUS External INT10 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0254			Register Name: PC_INT_STA
Bit	Read/Write	Default/Hex	Description
9	R/W1C	0x0	EINT9_STATUS External INT9 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
8	R/W1C	0x0	EINT8_STATUS External INT8 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
7	R/W1C	0x0	EINT7_STATUS External INT7 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
6	R/W1C	0x0	EINT6_STATUS External INT6 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
5	R/W1C	0x0	EINT5_STATUS External INT5 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
4	R/W1C	0x0	EINT4_STATUS External INT4 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
3	R/W1C	0x0	EINT3_STATUS External INT3 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
2	R/W1C	0x0	EINT2_STATUS External INT2 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0254			Register Name: PC_INT_STA
Bit	Read/Write	Default/Hex	Description
1	R/W1C	0x0	EINT1_STATUS External INT1 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
0	R/W1C	0x0	EINT0_STATUS External INT0 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

15.6.5.58 0x0258 PC External Debounce Configure Register (Default Value: 0x0000_0000)

Offset: 0x0258			Register Name: PC_INT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6:4	R/W	0x0	DEB_CLK_PRE_SCALE Debounce Clock Pre_scale n The selected clock source is prescaled by 2^n.
3:1	/	/	/
0	R/W	0x0	GPIO_INT_CLK_SELECT GPIO Interrupt Clock Select 0: LOSC 32 kHz 1: HOSC 24 MHz

15.6.5.59 0x0260 PD External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0x0260			Register Name: PD_INT_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	EINT7_CFG External INT7 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0260			Register Name: PD_INT_CFG0
Bit	Read/Write	Default/Hex	Description
27:24	R/W	0x0	EINT6_CFG External INT6 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
23:20	R/W	0x0	EINT5_CFG External INT5 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
19:16	R/W	0x0	EINT4_CFG External INT4 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
15:12	R/W	0x0	EINT3_CFG External INT3 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT2_CFG External INT2 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0260			Register Name: PD_INT_CFG0
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0x0	EINT1_CFG External INT1 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT0_CFG External INT0 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.60 0x0264 PD External Interrupt Configure Register 1 (Default Value: 0x0000_0000)

Offset: 0x0264			Register Name: PD_INT_CFG1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	EINT15_CFG External INT15 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
27:24	R/W	0x0	EINT14_CFG External INT14 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0264			Register Name: PD_INT_CFG1
Bit	Read/Write	Default/Hex	Description
23:20	R/W	0x0	EINT13_CFG External INT13 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
19:16	R/W	0x0	EINT12_CFG External INT12 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
15:12	R/W	0x0	EINT11_CFG External INT11 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT10_CFG External INT10 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT9_CFG External INT9 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0264			Register Name: PD_INT_CFG1
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0x0	EINT8_CFG External INT8 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.61 0x0268 PD External Interrupt Configure Register 2 (Default Value: 0x0000_0000)

Offset: 0x0268			Register Name: PD_INT_CFG2
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:24	R/W	0x0	EINT22_CFG External INT22 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
23:20	R/W	0x0	EINT21_CFG External INT21 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
19:16	R/W	0x0	EINT20_CFG External INT20 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0268			Register Name: PD_INT_CFG2
Bit	Read/Write	Default/Hex	Description
15:12	R/W	0x0	EINT19_CFG External INT19 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT18_CFG External INT18 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT17_CFG External INT17 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT16_CFG External INT16 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.62 0x0270 PD External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0270			Register Name: PD_INT_CTL
Bit	Read/Write	Default/Hex	Description
31:23	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0270			Register Name: PD_INT_CTL
Bit	Read/Write	Default/Hex	Description
22	R/W	0x0	EINT22_CTL External INT22 Enable 0: Disable 1: Enable
21	R/W	0x0	EINT21_CTL External INT21 Enable 0: Disable 1: Enable
20	R/W	0x0	EINT20_CTL External INT20 Enable 0: Disable 1: Enable
19	R/W	0x0	EINT19_CTL External INT19 Enable 0: Disable 1: Enable
18	R/W	0x0	EINT18_CTL External INT18 Enable 0: Disable 1: Enable
17	R/W	0x0	EINT17_CTL External INT17 Enable 0: Disable 1: Enable
16	R/W	0x0	EINT16_CTL External INT16 Enable 0: Disable 1: Enable
15	R/W	0x0	EINT15_CTL External INT15 Enable 0: Disable 1: Enable
14	R/W	0x0	EINT14_CTL External INT14 Enable 0: Disable 1: Enable
13	R/W	0x0	EINT13_CTL External INT13 Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0270			Register Name: PD_INT_CTL
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	EINT12_CTL External INT12 Enable 0: Disable 1: Enable
11	R/W	0x0	EINT11_CTL External INT11 Enable 0: Disable 1: Enable
10	R/W	0x0	EINT10_CTL External INT10 Enable 0: Disable 1: Enable
9	R/W	0x0	EINT9_CTL External INT9 Enable 0: Disable 1: Enable
8	R/W	0x0	EINT8_CTL External INT8 Enable 0: Disable 1: Enable
7	R/W	0x0	EINT7_CTL External INT7 Enable 0: Disable 1: Enable
6	R/W	0x0	EINT6_CTL External INT6 Enable 0: Disable 1: Enable
5	R/W	0x0	EINT5_CTL External INT5 Enable 0: Disable 1: Enable
4	R/W	0x0	EINT4_CTL External INT4 Enable 0: Disable 1: Enable
3	R/W	0x0	EINT3_CTL External INT3 Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0270			Register Name: PD_INT_CTL
Bit	Read/Write	Default/Hex	Description
2	R/W	0x0	EINT2_CTL External INT2 Enable 0: Disable 1: Enable
1	R/W	0x0	EINT1_CTL External INT1 Enable 0: Disable 1: Enable
0	R/W	0x0	EINT0_CTL External INT0 Enable 0: Disable 1: Enable

15.6.5.63 0x0274 PD External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0274			Register Name: PD_INT_STA
Bit	Read/Write	Default/Hex	Description
31:23	/	/	/
22	R/W1C	0x0	EINT22_STATUS External INT22 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
21	R/W1C	0x0	EINT21_STATUS External INT21 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
20	R/W1C	0x0	EINT20_STATUS External INT20 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
19	R/W1C	0x0	EINT19_STATUS External INT19 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0274			Register Name: PD_INT_STA
Bit	Read/Write	Default/Hex	Description
18	R/W1C	0x0	EINT18_STATUS External INT18 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
17	R/W1C	0x0	EINT17_STATUS External INT17 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
16	R/W1C	0x0	EINT16_STATUS External INT16 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
15	R/W1C	0x0	EINT15_STATUS External INT15 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
14	R/W1C	0x0	EINT14_STATUS External INT14 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
13	R/W1C	0x0	EINT13_STATUS External INT13 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
12	R/W1C	0x0	EINT12_STATUS External INT12 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
11	R/W1C	0x0	EINT11_STATUS External INT11 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0274			Register Name: PD_INT_STA
Bit	Read/Write	Default/Hex	Description
10	R/W1C	0x0	EINT10_STATUS External INT10 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
9	R/W1C	0x0	EINT9_STATUS External INT9 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
8	R/W1C	0x0	EINT8_STATUS External INT8 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
7	R/W1C	0x0	EINT7_STATUS External INT7 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
6	R/W1C	0x0	EINT6_STATUS External INT6 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
5	R/W1C	0x0	EINT5_STATUS External INT5 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
4	R/W1C	0x0	EINT4_STATUS External INT4 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
3	R/W1C	0x0	EINT3_STATUS External INT3 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0274			Register Name: PD_INT_STA
Bit	Read/Write	Default/Hex	Description
2	R/W1C	0x0	EINT2_STATUS External INT2 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
1	R/W1C	0x0	EINT1_STATUS External INT1 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
0	R/W1C	0x0	EINT0_STATUS External INT0 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

15.6.5.64 0x0278 PD External Debounce Configure Register (Default Value: 0x0000_0000)

Offset: 0x0278			Register Name: PD_INT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6:4	R/W	0x0	DEB_CLK_PRE_SCALE Debounce Clock Pre_scale n The selected clock source is prescaled by 2^n.
3:1	/	/	/
0	R/W	0x0	GPIO_INT_CLK_SELECT GPIO Interrupt Clock Select 0: LOSC 32 kHz 1: HOSC 24 MHz

15.6.5.65 0x0280 PE External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0x0280			Register Name: PE_INT_CFG0
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0280			Register Name: PE_INT_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	EINT7_CFG External INT7 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
27:24	R/W	0x0	EINT6_CFG External INT6 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
23:20	R/W	0x0	EINT5_CFG External INT5 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
19:16	R/W	0x0	EINT4_CFG External INT4 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
15:12	R/W	0x0	EINT3_CFG External INT3 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0280			Register Name: PE_INT_CFG0
Bit	Read/Write	Default/Hex	Description
11:8	R/W	0x0	EINT2_CFG External INT2 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT1_CFG External INT1 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT0_CFG External INT0 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.66 0x0284 PE External Interrupt Configure Register 1 (Default Value: 0x0000_0000)

Offset: 0x0284			Register Name: PE_INT_CFG1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	EINT15_CFG External INT15 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0284			Register Name: PE_INT_CFG1
Bit	Read/Write	Default/Hex	Description
27:24	R/W	0x0	EINT14_CFG External INT14 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
23:20	R/W	0x0	EINT13_CFG External INT13 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
19:16	R/W	0x0	EINT12_CFG External INT12 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
15:12	R/W	0x0	EINT11_CFG External INT11 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT10_CFG External INT10 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0284			Register Name: PE_INT_CFG1
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0x0	EINT9_CFG External INT9 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT8_CFG External INT8 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.67 0x0288 PE External Interrupt Configure Register 2 (Default Value: 0x0000_0000)

Offset: 0x0288			Register Name: PE_INT_CFG2
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:4	R/W	0x0	EINT17_CFG External INT17 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT16_CFG External INT16 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.5.68 0x0290 PE External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0290			Register Name: PE_INT_CTL
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W	0x0	EINT17_CTL External INT17 Enable 0: Disable 1: Enable
16	R/W	0x0	EINT16_CTL External INT16 Enable 0: Disable 1: Enable
15	R/W	0x0	EINT15_CTL External INT15 Enable 0: Disable 1: Enable
14	R/W	0x0	EINT14_CTL External INT14 Enable 0: Disable 1: Enable
13	R/W	0x0	EINT13_CTL External INT13 Enable 0: Disable 1: Enable
12	R/W	0x0	EINT12_CTL External INT12 Enable 0: Disable 1: Enable
11	R/W	0x0	EINT11_CTL External INT11 Enable 0: Disable 1: Enable
10	R/W	0x0	EINT10_CTL External INT10 Enable 0: Disable 1: Enable
9	R/W	0x0	EINT9_CTL External INT9 Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0290			Register Name: PE_INT_CTL
Bit	Read/Write	Default/Hex	Description
8	R/W	0x0	EINT8_CTL External INT8 Enable 0: Disable 1: Enable
7	R/W	0x0	EINT7_CTL External INT7 Enable 0: Disable 1: Enable
6	R/W	0x0	EINT6_CTL External INT6 Enable 0: Disable 1: Enable
5	R/W	0x0	EINT5_CTL External INT5 Enable 0: Disable 1: Enable
4	R/W	0x0	EINT4_CTL External INT4 Enable 0: Disable 1: Enable
3	R/W	0x0	EINT3_CTL External INT3 Enable 0: Disable 1: Enable
2	R/W	0x0	EINT2_CTL External INT2 Enable 0: Disable 1: Enable
1	R/W	0x0	EINT1_CTL External INT1 Enable 0: Disable 1: Enable
0	R/W	0x0	EINT0_CTL External INT0 Enable 0: Disable 1: Enable

15.6.5.69 0x0294 PE External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0294			Register Name: PE_INT_STA
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0294			Register Name: PE_INT_STA
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W1C	0x0	EINT17_STATUS External INT17 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
16	R/W1C	0x0	EINT16_STATUS External INT16 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
15	R/W1C	0x0	EINT15_STATUS External INT15 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
14	R/W1C	0x0	EINT14_STATUS External INT14 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
13	R/W1C	0x0	EINT13_STATUS External INT13 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
12	R/W1C	0x0	EINT12_STATUS External INT12 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
11	R/W1C	0x0	EINT11_STATUS External INT11 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
10	R/W1C	0x0	EINT10_STATUS External INT10 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0294			Register Name: PE_INT_STA
Bit	Read/Write	Default/Hex	Description
9	R/W1C	0x0	EINT9_STATUS External INT9 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
8	R/W1C	0x0	EINT8_STATUS External INT8 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
7	R/W1C	0x0	EINT7_STATUS External INT7 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
6	R/W1C	0x0	EINT6_STATUS External INT6 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
5	R/W1C	0x0	EINT5_STATUS External INT5 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
4	R/W1C	0x0	EINT4_STATUS External INT4 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
3	R/W1C	0x0	EINT3_STATUS External INT3 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
2	R/W1C	0x0	EINT2_STATUS External INT2 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0294			Register Name: PE_INT_STA
Bit	Read/Write	Default/Hex	Description
1	R/W1C	0x0	EINT1_STATUS External INT1 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
0	R/W1C	0x0	EINT0_STATUS External INT0 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

15.6.5.70 0x0298 PE External Debounce Configure Register (Default Value: 0x0000_0000)

Offset: 0x0298			Register Name: PE_INT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6:4	R/W	0x0	DEB_CLK_PRE_SCALE Debounce Clock Pre_scale n The selected clock source is prescaled by 2^n.
3:1	/	/	/
0	R/W	0x0	GPIO_INT_CLK_SELECT GPIO Interrupt Clock Select 0: LOSC 32 kHz 1: HOSC 24 MHz

15.6.5.71 0x02A0 PF External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0x02A0			Register Name: PF_INT_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:24	R/W	0x0	EINT6_CFG External INT6 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02A0			Register Name: PF_INT_CFG0
Bit	Read/Write	Default/Hex	Description
23:20	R/W	0x0	EINT5_CFG External INT5 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
19:16	R/W	0x0	EINT4_CFG External INT4 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
15:12	R/W	0x0	EINT3_CFG External INT3 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT2_CFG External INT2 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT1_CFG External INT1 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02A0			Register Name: PF_INT_CFG0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0x0	EINT0_CFG External INT0 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.72 0x02B0 PF External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x02B0			Register Name: PF_INT_CTL
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6	R/W	0x0	EINT6_CTL External INT6 Enable 0: Disable 1: Enable
5	R/W	0x0	EINT5_CTL External INT5 Enable 0: Disable 1: Enable
4	R/W	0x0	EINT4_CTL External INT4 Enable 0: Disable 1: Enable
3	R/W	0x0	EINT3_CTL External INT3 Enable 0: Disable 1: Enable
2	R/W	0x0	EINT2_CTL External INT2 Enable 0: Disable 1: Enable
1	R/W	0x0	EINT1_CTL External INT1 Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02B0			Register Name: PF_INT_CTL
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	EINT0_CTL External INT0 Enable 0: Disable 1: Enable

15.6.5.73 0x02B4 PF External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x02B4			Register Name: PF_INT_STA
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6	R/W1C	0x0	EINT6_STATUS External INT6 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
5	R/W1C	0x0	EINT5_STATUS External INT5 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
4	R/W1C	0x0	EINT4_STATUS External INT4 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
3	R/W1C	0x0	EINT3_STATUS External INT3 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
2	R/W1C	0x0	EINT2_STATUS External INT2 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
1	R/W1C	0x0	EINT1_STATUS External INT1 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02B4			Register Name: PF_INT_STA
Bit	Read/Write	Default/Hex	Description
0	R/W1C	0x0	EINT0_STATUS External INT0 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

15.6.5.74 0x02B8 PF External Debounce Configure Register (Default Value: 0x0000_0000)

Offset: 0x02B8			Register Name: PF_INT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6:4	R/W	0x0	DEB_CLK_PRE_SCALE Debounce Clock Pre_scale n The selected clock source is prescaled by 2^n.
3:1	/	/	/
0	R/W	0x0	GPIO_INT_CLK_SELECT GPIO Interrupt Clock Select 0: LOSC 32 kHz 1: HOSC 24 MHz

15.6.5.75 0x02C0 PG External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0x02C0			Register Name: PG_INT_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	EINT7_CFG External INT7 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
27:24	R/W	0x0	EINT6_CFG External INT6 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02C0			Register Name: PG_INT_CFG0
Bit	Read/Write	Default/Hex	Description
23:20	R/W	0x0	EINT5_CFG External INT5 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
19:16	R/W	0x0	EINT4_CFG External INT4 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
15:12	R/W	0x0	EINT3_CFG External INT3 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT2_CFG External INT2 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT1_CFG External INT1 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02C0			Register Name: PG_INT_CFG0
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0x0	EINT0_CFG External INT0 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.76 0x02C4 PG External Interrupt Configure Register 1 (Default Value: 0x0000_0000)

Offset: 0x02C4			Register Name: PG_INT_CFG1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	EINT15_CFG External INT15 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
27:24	R/W	0x0	EINT14_CFG External INT14 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
23:20	R/W	0x0	EINT13_CFG External INT13 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02C4			Register Name: PG_INT_CFG1
Bit	Read/Write	Default/Hex	Description
19:16	R/W	0x0	EINT12_CFG External INT12 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
15:12	R/W	0x0	EINT11_CFG External INT11 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT10_CFG External INT10 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT9_CFG External INT9 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT8_CFG External INT8 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.6.5.77 0x02C8 PG External Interrupt Configure Register 2 (Default Value: 0x0000_0000)

Offset: 0x02C8			Register Name: PG_INT_CFG2
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:8	R/W	0x0	EINT18_CFG External INT18 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
7:4	R/W	0x0	EINT17_CFG External INT17 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved
3:0	R/W	0x0	EINT16_CFG External INT16 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge(Positive/Negative) Others: Reserved

15.6.5.78 0x02D0 PG External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x02D0			Register Name: PG_INT_CTL
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18	R/W	0x0	EINT18_CTL External INT18 Enable 0: Disable 1: Enable
17	R/W	0x0	EINT17_CTL External INT17 Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02D0			Register Name: PG_INT_CTL
Bit	Read/Write	Default/Hex	Description
16	R/W	0x0	EINT16_CTL External INT16 Enable 0: Disable 1: Enable
15	R/W	0x0	EINT15_CTL External INT15 Enable 0: Disable 1: Enable
14	R/W	0x0	EINT14_CTL External INT14 Enable 0: Disable 1: Enable
13	R/W	0x0	EINT13_CTL External INT13 Enable 0: Disable 1: Enable
12	R/W	0x0	EINT12_CTL External INT12 Enable 0: Disable 1: Enable
11	R/W	0x0	EINT11_CTL External INT11 Enable 0: Disable 1: Enable
10	R/W	0x0	EINT10_CTL External INT10 Enable 0: Disable 1: Enable
9	R/W	0x0	EINT9_CTL External INT9 Enable 0: Disable 1: Enable
8	R/W	0x0	EINT8_CTL External INT8 Enable 0: Disable 1: Enable
7	R/W	0x0	EINT7_CTL External INT7 Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02D0			Register Name: PG_INT_CTL
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	EINT6_CTL External INT6 Enable 0: Disable 1: Enable
5	R/W	0x0	EINT5_CTL External INT5 Enable 0: Disable 1: Enable
4	R/W	0x0	EINT4_CTL External INT4 Enable 0: Disable 1: Enable
3	R/W	0x0	EINT3_CTL External INT3 Enable 0: Disable 1: Enable
2	R/W	0x0	EINT2_CTL External INT2 Enable 0: Disable 1: Enable
1	R/W	0x0	EINT1_CTL External INT1 Enable 0: Disable 1: Enable
0	R/W	0x0	EINT0_CTL External INT0 Enable 0: Disable 1: Enable

15.6.5.79 0x02D4 PG External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x02D4			Register Name: PG_INT_STA
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
18	R/W1C	0x0	EINT18_STATUS External INT18 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02D4			Register Name: PG_INT_STA
Bit	Read/Write	Default/Hex	Description
17	R/W1C	0x0	EINT17_STATUS External INT17 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
16	R/W1C	0x0	EINT16_STATUS External INT16 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
15	R/W1C	0x0	EINT15_STATUS External INT15 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
14	R/W1C	0x0	EINT14_STATUS External INT14 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
13	R/W1C	0x0	EINT13_STATUS External INT13 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
12	R/W1C	0x0	EINT12_STATUS External INT12 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
11	R/W1C	0x0	EINT11_STATUS External INT11 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
10	R/W1C	0x0	EINT10_STATUS External INT10 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02D4			Register Name: PG_INT_STA
Bit	Read/Write	Default/Hex	Description
9	R/W1C	0x0	EINT9_STATUS External INT9 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
8	R/W1C	0x0	EINT8_STATUS External INT8 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
7	R/W1C	0x0	EINT7_STATUS External INT7 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
6	R/W1C	0x0	EINT6_STATUS External INT6 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
5	R/W1C	0x0	EINT5_STATUS External INT5 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
4	R/W1C	0x0	EINT4_STATUS External INT4 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
3	R/W1C	0x0	EINT3_STATUS External INT3 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
2	R/W1C	0x0	EINT2_STATUS External INT2 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x02D4			Register Name: PG_INT_STA
Bit	Read/Write	Default/Hex	Description
1	R/W1C	0x0	EINT1_STATUS External INT1 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear
0	R/W1C	0x0	EINT0_STATUS External INT0 Pending Bit 0: No IRQ pending 1: IRQ pending Write '1' to clear

15.6.5.80 0x02D8 PG External Debounce Configure Register (Default Value: 0x0000_0000)

Offset: 0x02D8			Register Name: PG_INT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
6:4	R/W	0x0	DEB_CLK_PRE_SCALE Debounce Clock Pre_scale n The selected clock source is prescaled by 2^n.
3:1	/	/	/
0	R/W	0x0	GPIO_INT_CLK_SELECT GPIO Interrupt Clock Select 0: LOSC 32 kHz 1: HOSC 24 MHz

15.6.5.81 0x0348 GPIO Group Power Value Register (Default Value: 0x0100_1550)

Offset: 0x0348			Register Name: GPIO_POW_VAL
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:24	R	0x1	VCCIO_PWR_VAL VCC_IO POWER VALUE. 00: 1.8V 01: 3.3V
23:14	/	/	/
13:12	R	0x1	PG_PWR_VAL PG_PORT POWER VALUE. 00: 1.8V 01: 3.3V

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0348			Register Name: GPIO_POW_VAL
Bit	Read/Write	Default/Hex	Description
11:10	R	0x1	PF_PWR_VAL PF_PORT POWER VALUE. 00: 1.8V 01: 3.3V
9:8	R	0x1	PE_PWR_VAL PE_PORT POWER VALUE. 00: 1.8V 01: 3.3V
7:6	R	0x1	PD_PWR_VAL PD_PORT POWER VALUE. 00: 1.8V 01: 3.3V
5:4	R	0x1	PC_PWR_VAL PC_PORT POWER VALUE. 00: 1.8V 01: 3.3V
3:0	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.7 UART

15.7.1 Overview

The universal asynchronous receiver transmitter (UART) provides an asynchronous serial communication with external devices, modem (data carrier equipment, DCE). It performs serial-to-parallel conversion on the data received from peripherals and transmits the converted data to the internal bus. It also performs parallel-to-serial conversion on the data that is transmitted to peripherals.

The UART has the following features:

- Up to 6 UART controllers (UART0, UART1, UART2, UART3, UART4, UART5)
- Compatible with industry-standard 16450/16550 UARTs
- Two separate FIFOs: one is RX FIFO, and the other is TX FIFO
  - 64 bytes RXFIFO and 64 bytes TXFIFO for UART0
  - 256 bytes RXFIFO and 256 bytes TXFIFO for UART1, UART2, UART3, UART4, UART5
- Supports baud rate generator from APB bus clock
  - Speed up to 1.5 Mbit/s with 24 MHz APB clock
- Supports 5-8 data bits and 1/1.5/2 stop bits
- Supports Even, Odd or No Parity
- Supports TX/RX DMA Slave interface
- Supports Software/ Hardware Flow Control
- Supports RS-485/9-bit mode
- Supports Auto-Flow by using CTS & RTS for UART1, UART2, UART3

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.7.2 Block Diagram

The following figure shows a block diagram of the UART.

Figure 15-21 UART Block Diagram



15.7.3 External Signals

The following table describes the external signals of UART.

Table 15-19 UART External Signals

Signal Name	Description	Type
UART0		
UART0-RX	UART0 Data Receiver	I
UART0-TX	UART0 Data Transmitter	O
UART1		
UART1-CTS	UART1 Clear to Send	I
UART1-RTS	UART1 Request to Send	O
UART1-RX	UART1 Data Receiver	I
UART1-TX	UART1 Data Transmitter	O
UART2		
UART2-CTS	UART2 Clear to Send	I
UART2-RTS	UART2 Request to Send	O
UART2-RX	UART2 Data Receiver	I
UART2-TX	UART2 Data Transmitter	O
UART3		
UART3-CTS	UART3 Clear to Send	I
UART3-RTS	UART3 Request to Send	O
UART3-RX	UART3 Data Receiver	I

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Signal Name	Description	Type
UART3-TX	UART3 Data Transmitter	O
UART4		
UART4-RX	UART4 Data Receiver	I
UART4-TX	UART4 Data Transmitter	O
UART5		
UART5-RX	UART5 Data Receiver	I
UART5-TX	UART5 Data Transmitter	O

15.7.4 Functional Description

15.7.4.1 Typical Application

The following figure shows the I/O signals of UART controllers. To connect external signals, you need to configure GPIO controller to enable UART model.

Figure 15-22 I/O Signals of UART Controllers



Serial Data Format

The following figure shows the UART serial data format. The start bit, data bit, parity bit, and stop bit can be configured.

Figure 15-23 UART Serial Data Format



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Start bit: It is the start flag of a data frame. In accordance with the UART protocol, the low level of the TXD signal indicates the start of a data frame. When the UART transmits data, the level needs to hold high.

Data bit: The data bit width can be configured as 5-bit, 6-bit, 7-bit, and 8-bit based on the different applications. If the RS-485 mode is enabled, the data bit width is 8-bit.

Parity bit: It is a 1-bit error correction signal. Parity bit includes odd parity, even parity. The UART can enable and disable the parity bit by setting the UART_LCR register. If RS-485 mode is enabled, the parity bit must be enabled.

Stop bit: It is the stop bit of a data frame. It can be set to 1-bit, 1.5-bit, and 2-bit by the UART_LCR register. The high level of the TXD signal indicates the end of a data frame.

RTS/CTS Auto Flow Control

The following figure shows the typical application diagram for RTS/CTS auto flow control. Figure 15-25 shows the data format of the RTS/CTS auto flow control.

Figure 15-24 Application Diagram for RTS/CTS Auto flow Control



Figure 15-25 RTS/CTS Auto Flow Control Data Format



Serial IrDA

The following figure shows the application diagram for the IrDA transceiver. Figure 15-27 shows the data format of the serial IrDA.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-26 Application Diagram for IrDA Transceiver



Figure 15-27 Serial IrDA Data Format



RS-485

Figure 15-28 shows the application diagram for the RS-485 transceiver. Figure 15-29 shows the data format of the RS-485.

Figure 15-28 Application Diagram for RS-485 Transceiver



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-29 RS-485 Data Format



15.7.4.2 Baud and Error Rates

The baud rate is calculated as follows: Baud rate = SCLK/ (16 * divisor).

The SCLK is usually APB1 and can be set in section 4.1 Clock Controller Unit (CCU).

The divisor is frequency divider of UART, which has 16-bit. The low 8-bit is in the UART_DLL register, and the high 8-bit is in the UART_DLH register.

The following figures show the errors of baud rate in different clock sources.

NOTE

The actual clock source frequency that can be used is subject to the CCU configuration.

Table 15-20 Errors of Baud Rate in UART Mode

Clock Source	Divisor	Baud Rate	Over Sampling	Error(%)
24000000	5000	300	16	0
24000000	2500	600	16	0
24000000	1250	1200	16	0
24000000	625	2400	16	0
24000000	313	4800	16	-0.16
24000000	156	9600	16	0.16
24000000	78	19200	16	0.16
24000000	39	38400	16	0.16
24000000	26	57600	16	0.16
24000000	13	115200	16	0.16
48000000	13	230400	16	0.16
60000000	1	3750000	16	0
75000000	5	921600	16	1.725
48000000	3	1000000	16	0
24000000	1	1500000	16	0
48000000	1	3000000	16	0
80000000	1	5000000	16	0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Clock Source	Divisor	Baud Rate	Over Sampling	Error(%)
160000000	1	10000000	16	0

Table 15-21 Errors of Baud Rate in IrDA Mode

Clock source	Divisor	Baud rate	Encoding	Error(%)
24000000	5000	300	3/16	0
24000000	2500	600	3/16	0
24000000	1250	1200	3/16	0
24000000	625	2400	3/16	0
24000000	313	4800	3/16	-0.16
24000000	156	9600	3/16	0.16
24000000	78	19200	3/16	0.16
24000000	39	38400	3/16	0.16
24000000	26	57600	3/16	0.16
24000000	13	115200	3/16	0.16

Table 15-22 Errors of Baud Rate in RS485 Mode

Clock source	Divisor	Baud rate	Encoding	Error(%)
24000000	5000	300	16	0
24000000	2500	600	16	0
24000000	1250	1200	16	0
24000000	625	2400	16	0
24000000	313	4800	16	-0.16
24000000	156	9600	16	0.16
24000000	78	19200	16	0.16
24000000	39	38400	16	0.16
24000000	26	57600	16	0.16
24000000	13	115200	16	0.16
48000000	13	230400	16	0.16
60000000	1	3750000	16	0
75000000	5	921600	16	1.725
48000000	3	1000000	16	0
24000000	1	1500000	16	0
48000000	1	3000000	16	0
80000000	1	5000000	16	0
160000000	1	10000000	16	0

Table 15-23 Errors of Baud Rate in 19.2M and 26M Clock Source

Clock source	Divisor	Baud rate	Encoding	Error(%)
19200000	125	9600	16	0
26000000	14	115200	16	0.75%

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.7.4.3 DLAB Definition

The DLAB control bit (UART_LCR[7]) is the access control bit of the divisor Latch low/high register.

If DLAB is 0, then the 0x00 offset address is the UART_RBR/UART_THR (RX/TX FIFO) register, and the 0x04 offset address is the UART_IER register.

If DLAB is 1, then the 0x00 offset address is the UART_DLL register, and the 0x04 offset address is the UART_DLH register.

When the UART initializes, the divisor needs to be set. Write 1 to DLAB to configure UART_DLL and UART_DLH, and then write 0 to DLAB to configure UART_RBR/UART_THR.

15.7.4.4 CHCFG_AT_BUSY Definition

The function of the CHCFG_AT_BUSY (UART_HALT [1]) and CHANGE_UPDATE (UART_HALT[2]) are as follows.

CHCFG_AT_BUSY: If this bit is enabled and UART is busy, the software can also set the UART controller, such as the UART_LCR, UART_DLH, UART_DLL register.

CHANGE_UPDATE: If CHCFG_AT_BUSY is enabled, and CHANGE_UPDATE is written to 1, the configuration of the UART controller can be updated. After the update completes, the bit is cleared to 0 automatically.

To set the divisor, write 1 to CHCFG_AT_BUSY, and Write 1 to DLAB to configure UART_DLL and UART_DLH, then Write 1 to CHANGE_UPDATE.

15.7.4.5 UART_USR Definition

UART_USR is the BUSY flag, used for indicating the UART controller is busy or not.

When TX is sending data, or RX is receiving data, or TX FIFO/RX FIFO is not null, the UART_USR will be asserted. It indicates the UART controller is busy.

15.7.5 Programming Guidelines

15.7.5.1 Initialization

Step 1 System Initialization

- Configure d in the CCU module to set the APB1 bus clock (The clock is 24MHz by default).
- Set UARTx_BGR_REG[UARTx_GATING] to 1 to enable the module clock, and set UARTx_BGR_REG[UARTx_RST] to 1 to de-assert the module.

Step 2 UART Controller Initialization

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- IO configuration: Configure GPIO multiplex as UART function, and set UART pins to internal pull-up mode (For detail, see the description in Section 15.6 GPIO).
- Baud-rate configuration:
  - Set UART baud-rate (refer to section 15.7.4.2 Baud and Error Rates);
  - Write UART_FCR[FIFOE] to 1 to enable TX/RX FIFO;
  - Write UART_HALT[HALT_TX] to 1 to disable TX transfer;
  - Set UART_LCR[DLAB] to 1, remain default configuration for other bits; set 0x00 offset address to the UART_DLL register, set 0x04 offset address to the UART_DLH register;
  - Write the high 8-bit of divisor to the UART_DLH register, and write the low 8-bit of divisor to the UART_DLL register;
  - Set UART_LCR[DLAB] to 0, remain default configuration for other bits; set 0x00 offset address to the UART_RBR/UART_THR register, set 0x04 offset address to the UART_IER register;
  - Set UART_HALT[HALT_TX] to 0 to enable TX transfer.

Step 3 Controller Parameter Configuration

- Set data width, stop bits, and even/odd parity type by writing the UART_LCR register.
- Reset, enable FIFO and set FIFO trigger condition by writing the UART_FCR register.
- Set the flow control parameter by writing the UART_MCR register.

Step 4 Interrupt Configuration

- Configure UART interrupt vector number to request UART interrupt (Refer to Section 10.1 for interrupt vector number).
- In DMA mode, write UART_IER to 0 to disable interrupt; write UART_HSK[Handshake configuration] to 0xE5 to set DMA handshake mode; write UART_FCR[DMAM] to 1 to set DMA transmission/reception mode; set DMA parameter and request DMA interrupt according to DMA configuration process.
- In Interrupt mode, configure UART_IER to enable the corresponding interrupt according to requirements: such as transmit (TX) interrupt, receive (RX) interrupt, receive line status interrupt, RS48 interrupt, etc. (Here TX/RX interrupt is usually used).

15.7.5.2 Transmission in DMA Mode

Step 1 Initialize UART model. Refer to section 15.7.5.1 for initialization steps.

Step 2 Configure UART baud rate by setting UART_DLL and UART_DLH.

Step 3 Configure UART data format by setting UART_LCR.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 4 Initialize UART FIFO by setting UART_FCR and UART_FCC.

Step 5 Set PTE and DMA_PTE_RX by setting UART_HALT.

Step 6 Configure DMAC for UART.

Step 7 Wait for DMA done by checking DMAC status.

15.7.5.3 Transmission in Interrupt Mode

Step 1 Initialize UART model. Refer to section 15.7.5.1 for initialization steps.

Step 2 Configure UART baud rate by setting UART_DLL and UART_DLH.

Step 3 Configure UART data format by setting UART_LCR.

Step 4 Initialize UART FIFO by setting UART_FCR and UART_FCC.

Step 5 Configure UART interrupt by UART_IER and UART_IIR.

Step 6 Wait for UART Interrupt service done.

15.7.5.4 Transmission in RS485 Mode

Configure RS-485 Mode

Step 1 Initialize UART model. Refer to section 15.7.5.1 for initialization steps.

Step 2 Configure UART baud rate by setting UART_DLL and UART_DLH.

Step 3 Configure UART data format by setting UART_LCR.

Step 4 Initialize UART FIFO by setting UART_FCR and UART_FCC.

Step 5 Select RS485 Mode by setting UART_MCR [7:6].

Configure RS485 Receive Mode

Step 1 Configure UART as RS485 mode.

Step 2 Write 1 to UART_LCR [3].

Step 3 Configure UART RS485 Receive data format by setting UART_485_CTL [1:0].

----------If select ADD mode ----------

Step 4 Configure AAD broadcast mode by setting UART_485_CTL [8].

In broadcast mode, UART will receive all data.

In non-broadcast mode, UART will not receive data if it does not receive a matching address.

Step 5 Configure the matching address by setting UART_RS485_ADDR_MATCH.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Configure RS485 Half-Duplex Mode

Step 1 Configure UART as RS485 mode.

Step 2 Write 1 to UART_485_CTL [4] to select half-duplex mode.

Step 3 Write 1 to UART_MCR [5] to enable auto flow control mode.

Step 4 Write 1 to the UART_FCR [0] to enable FIFOs.

The processing logic of RS485 half-duplex hardware auto flow control is as follows.

When there is data in the TXFIFO or TX shift register, the data will be sent first, and the RTS signal will be pulled high.

When there is no data in the TXFIFO or TX shift register, RTS is pulled low, indicating data reception. In this condition, you can also extend the duration that RTS is held high by configuring the RTSN_RST_DLY_TIME register. After the duration ends, the RTS will be pulled low.

NOTE

In RS485 half-duplex mode, only one UART can send data at a time.

15.7.5.5 FIFO Test Mode

Step 1 Configure FIFO test mode by setting FIFO_TM.

Step 2 Write data to the TXFIFO by write UART_THR and read data from the TXFIFO by read READ_TX_FIFO.

Step 3 Write data to the RXFIFO by write WRITE_RX_FIFO and read data from the RXFIFO by read READ_RX_FIFO.

15.7.6 Register List

Module Name	Base Address
UART0	0x02500000
UART1	0x02500400
UART2	0x02500800
UART3	0x02500C00
UART4	0x02501000
UART5	0x02501400

Register Name	Offset	Description
UART_RBR	0x0000	UART Receive Buffer Register
UART_THR	0x0000	UART Transmit Holding Register
UART_DLL	0x0000	UART Divisor Latch Low Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
UART_DLH	0x0004	UART Divisor Latch High Register
UART_IER	0x0004	UART Interrupt Enable Register
UART_IIR	0x0008	UART Interrupt Identity Register
UART_FCR	0x0008	UART FIFO Control Register
UART_LCR	0x000C	UART Line Control Register
UART_MCR	0x0010	UART Modem Control Register
UART_LSR	0x0014	UART Line Status Register
UART_MSR	0x0018	UART Modem Status Register
UART_SCH	0x001C	UART Scratch Register
UART_USR	0x007C	UART Status Register
UART_TFL	0x0080	UART Transmit FIFO Level Register
UART_RFL	0x0084	UART Receive FIFO Level Register
UART_HSK	0x0088	UART DMA Handshake Configuration Register
UART_DMA_REQ_EN	0x008C	UART DMA Request Enable Register
UART_HALT	0x00A4	UART Halt TX Register
UART_DBG_DLL	0x00B0	UART Debug DLL Register
UART_DBG_DLH	0x00B4	UART Debug DLH Register
UART_485_CTL	0x00C0	UART RS485 Control Configure and Status Register
UART_RS485_ADDR_MATCH	0x00C4	UART RS485 Address Match Register
BUS_IDLE_CHECK	0x00C8	UART RS485 Bus Idle Check Register
TX_DELAY	0x00CC	UART TX Delay Register
FIFO_TM	0x00D4	UART FIFO Test Mode Register
READ_TX_FIFO	0x00D8	UART Read TX FIFO Register
WRITE_RX_FIFO	0x00DC	UART Write RX FIFO Register
READ_RX_FIFO	0x00E0	UART Read RX FIFO Register
RTSN_RST_DLY_TIME	0x00E4	UART RS485 RTSN Pull Down Delay Time Register
UART_FCC	0x00F0	UART FIFO Clock Control Register

15.7.7 Register Description

15.7.7.1 0x0000 UART Receive Buffer Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: UART_RBR
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/

Draft Version

Offset: 0x0000			Register Name: UART_RBR
Bit	Read/Write	Default/Hex	Description
8:0	R	0x0	RBR Receiver Buffer Register Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LCR) is set. If in FIFO mode and FIFOs are enabled (FCR [0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an overrun error occurs.

15.7.7.2 0x0000 UART Transmit Holding Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: UART_THR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	W	0x0	THR Transmit Holding Register Data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR [5]) is set. Any attempt to write data when the FIFO is full results in the write data being lost.

15.7.7.3 0x0000 UART Divisor Latch Low Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: UART_DLL
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: UART_DLL
Bit	Read/Write	Default/Hex	Description
7:0	R/W	0x0	DLL Divisor Latch Low Lower 8 bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR [7]) is set and the UART is not busy (USR [0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.

15.7.7.4 0x0004 UART Divisor Latch High Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: UART_DLH
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	DLH Divisor Latch High Upper 8 bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR [7]) is set and the UART is not busy (USR [0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLH is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.7.7.5 0x0004 UART Interrupt Enable Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: UART_IER
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	PTIME Programmable THRE Interrupt Mode Enable This is used to enable/disable the generation of THRE Interrupt. 0: Disable 1: Enable
6:5	/	/	/
4	R/W	0x0	RS485_INT_EN RS485 Interrupt Enable 0: Disable 1: Enable
3	R/W	0x0	EDSSI Enable Modem Status Interrupt This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt. 0: Disable 1: Enable
2	R/W	0x0	ELSI Enable Receiver Line Status Interrupt This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt. 0: Disable 1: Enable
1	R/W	0x0	ETBEI Enable Transmit Holding Register Empty Interrupt This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt. 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: UART_IER
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	ERBFI Enable Received Data Available Interrupt This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupts. 0: Disable 1: Enable

15.7.7.6 0x0008 UART Interrupt Identity Register (Default Value: 0x0000_0001)

Offset: 0x0008			Register Name: UART_IIR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:6	R	0x0	FEFLAG FIFOs Enable Flag This is used to indicate whether the FIFOs are enabled or disabled. 00: Disable 11: Enable
5:4	/	/	/
3:0	R	0x1	IID Interrupt ID This indicates the highest priority pending interrupt which can be one of the following types: 0000: Modem status 0001: No interrupt pending 0010: THR empty 0011: RS485 Interrupt pending by UART_485_CTL[6:5] 0100: Received data available 0110: Receiver line status 0111: Busy detect 1100: Character timeout Bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Interrupt ID	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset
0001	-	None	None	-
0110	Highest	Receiver line status	Overrun/parity/ framing errors or break interrupt	Reading the line status register
0011	Second	RS485 Interrupt	In RS485 mode, receives address data and match setting address	Writes 1 to addr flag to reset
0100	Third	Received data available	Receiver data available (non-FIFO mode or FIFOs disabled) or RCVR FIFO trigger level reached (FIFO mode and FIFOs enabled)	Reading the receiver buffer register (non-FIFO mode or FIFOs disabled) or the FIFO drops below the trigger level (FIFO mode and FIFOs enabled)
1100	Fourth	Character timeout indication	No characters in or out of the RCVR FIFO during the last 4 character times and there is at least 1character in it during This time	Reading the receiver buffer register
0010	Fifth	Transmit holding register empty	Transmitter holding register empty (Program THRE Mode disabled) or XMIT FIFO at or below threshold (Program THRE Mode enabled)	Reading the IIR register (if source of interrupt); or, writing into THR (FIFOs or THRE Mode not selected or disabled) or XMIT FIFO above threshold (FIFOs and THRE Mode selected and enabled).
0000	Sixth	Modem status	Clear to send or data set ready or ring indicator or data carrier detect. Note that if auto flow control mode is enabled, a change in CTS (that is, DCTS set) does not cause an interrupt.	Reading the Modem status Register
0111	Seventh	Busy detect indication	UART_16550_COMPATIBLE = NO and master has tried to write to the Line Control Register while the UART is busy (USR[0] is set to one).	Reading the UART status register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.7.7.7 0x0008 UART FIFO Control Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: UART_FCR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:6	W	0x0	RT RCVR Trigger This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. In auto flow control mode, it is used to determine when the rts_n signal is de-asserted. It also determines when the dma_rx_req_n signal is asserted in certain modes of operation. 00: 1 character in the FIFO 01: FIFO ¼ full 10: FIFO ½ full 11: FIFO-2 less than full
5:4	W	0x0	TFT TX Empty Trigger This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active. It also determines when the dma_tx_req_n signal is asserted when in certain modes of operation. 00: FIFO empty 01: 2 characters in the FIFO 10: FIFO ¼ full 11: FIFO ½ full

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: UART_FCR
Bit	Read/Write	Default/Hex	Description
3	W	0x0	DMAM DMA Mode 0: Mode 0 In this mode, when PTE is high and TX FIFO is enable, the TX DMA request will be set when TFL is less than or equal to FIFO Trigger Level (otherwise it will be cleared). When PTE is high and TX FIFO is disabled, the TX DMA request will be set only if THR is empty. If PTE is low, the TX DMA request will be set only if the TX FIFO (TX FIFO Enabled) or THR (TX FIFO Disabled) is empty. When dma_pte_rx is high and RX FIFO is enabled, the RX DRQ will be set only if RFL is equal to or more than FIFO Trigger Level, otherwise it will be cleared. 1: Mode 1 In this mode, TX FIFO should be enable. If the PTE is high, the TX DMA request will be set when TFL is less than or equal to FIFO Trigger Level; If PTE is low, the TX DMA request will be set when TX FIFO is empty. Once the request is set, it is cleared only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level or there is a character timeout , the RX DRQ will be set; Once the RX DRQ is set, it is cleared only when RX FIFO(RX FIFO enabled) or RBR(RX FIFO disabled) is empty.
2	W	0x0	XFIFOR XMIT FIFO Reset This resets the control portion of the transmit FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request. It is 'self-clearing'. It is not necessary to clear this bit.
1	W	0x0	RFIFOR RCVR FIFO Reset This resets the control portion of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request. It is 'self-clearing'. It is not necessary to clear this bit.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: UART_FCR
Bit	Read/Write	Default/Hex	Description
0	W	0x0	FIFOE Enable FIFOs This enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed both the XMIT and RCVR controller portion of FIFOs is reset.

15.7.7.8 0x000C UART Line Control Register (Default Value: 0x0000_0000)

Offset: 0x000C			Register Name: UART_LCR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	DLAB Divisor Latch Access Bit It is writable only when UART is not busy (USR [0] is zero) and always readable. This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup in order to access other registers. 0: Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER) 1: Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)
6	R/W	0x0	BC Break Control Bit This is used to cause a break condition to be transmitted to the receiving device. If set to one the serial output is forced to the spacing (logic 0) state. When not in Loopback Mode, as determined by MCR [4], the sout line is forced low until the Break bit is cleared. If SIR_MODE = Enabled and active (MCR [6] set to one) the sir_out_n line is continuously pulsed. When in Loopback Mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: UART_LCR
Bit	Read/Write	Default/Hex	Description
5:4	R/W	0x0	EPS Even Parity Select It is writable only when UART is not busy (USR [0] is zero) and always writable readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one). Setting the LCR [5] is unset to reverse the LCR [4]. 00: Odd Parity 01: Even Parity
3	R/W	0x0	PEN Parity Enable It is writable only when UART is not busy (USR [0] is zero) and always readable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively. 0: Parity disabled 1: Parity enabled Note: When use RS485 mode, PEN(LCR[3]) must set to 1.
2	R/W	0x0	STOP Number of stop bits It is writable only when UART is not busy (USR [0] is zero) and always readable. This is used to select the number of stop bits per character that the peripheral transmits and receives. If set to zero, one stop bit is transmitted in the serial data. If set to one and the data bits are set to 5 (LCR [1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit. 0: 1 stop bit 1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: UART_LCR
Bit	Read/Write	Default/Hex	Description
1:0	R/W	0x0	DLS Data Length Select It is writable only when UART is not busy (USR [0] is zero) and always readable. This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows: 00: 5 bits 01: 6 bits 10: 7 bits 11: 8 bits Note: When use RS485 mode, DLS must be set to 11.

15.7.7.9 0x0010 UART Modem Control Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: UART_MCR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:6	R/W	0x0	UART_FUNCTION Select IrDA or RS485 0: UART Mode 1: IrDA SIR Mode 2: RS485 Mode 3: Reversed
5	R/W	0x0	AFCE Auto Flow Control Enable When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled. 0: Auto Flow Control Mode is disabled 1: Auto Flow Control Mode is enabled

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: UART_MCR
Bit	Read/Write	Default/Hex	Description
4	R/W	0x0	LOOP Loop Back Mode 0: Normal Mode 1: Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR [6] set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.
3:2	/	/	/
1	R/W	0x0	RTS Request to Send This is used to directly control the Request to Send (rts_n) output. The Request To Send (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR [5] set to zero), the rts_n signal is set low by programming MCR [1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR [5] set to one) and FIFOs enable (FCR [0] set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR [1] is set low. 0: rts_n de-asserted (logic 1) 1: rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: UART_MCR
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	DTR Data Terminal Ready This is used to directly control the Data Terminal Ready (dtr_n) output. The value written to this location is inverted and driven out on dtr_n. 0: dtr_n de-asserted (logic 1) 1: dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.

15.7.7.10 0x0014 UART Line Status Register (Default Value: 0x0000_0060)

Offset: 0x0014			Register Name: UART_LSR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R	0x0	FIFOERR RX Data Error in FIFO When FIFOs are disabled, this bit is always 0. When FIFOs are enabled, this bit is set to 1 when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the LSR register provided there are no subsequent errors in the FIFO.
6	R	1	TEMT Transmitter Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register and the TX Shift Register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift Register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: UART_LSR
Bit	Read/Write	Default/Hex	Description
5	R	1	THRE TX Holding Register Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding Register. If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO is empty and it is cleared when at least one byte is written to the TX FIFO.
4	R	0x0	BI Break Interrupt This is used to indicate the detection of a break sequence on the serial input data. If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sir_in, is held in a logic '0' state for longer than the sum of *start time* + *data bits* + *parity* + *stop bits*. If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic '0' for longer than the sum of *start time* + *data bits* + *parity* + *stop bits*. A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART. In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: UART_LSR
Bit	Read/Write	Default/Hex	Description
3	RC	0x0	FE Framing Error This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR [3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR [4]). 0: No framing error 1: Framing error Reading the LSR clears the FE bit.
2	RC	0x0	PE Parity Error This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR [3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR [2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR [4]). 0: No parity error 1: Parity error Reading the LSR or FIFO clears the PE bit.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: UART_LSR
Bit	Read/Write	Default/Hex	Description
1	RC	0x0	OE Overrun Error This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost. 0: No overrun error 1: Overrun error Reading the LSR clears the OE bit.
0	R	0x0	DR Data Ready This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO. 0: No data ready 1: Data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.

15.7.7.11 0x0018 UART Modem Status Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: UART_MSR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R	0x0	DCD Line State of Data Carrier Detect This is used to indicate the current state of the modem control line dcd_n. This bit is the complement of dcd_n. When the Data Carrier Detect input (dcd_n) is asserted it is an indication that the carrier has been detected by the modem or data set. 0: dcd_n input is de-asserted (logic 1) 1: dcd_n input is asserted (logic 0)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: UART_MSR
Bit	Read/Write	Default/Hex	Description
6	R	0x0	RI Line State of Ring Indicator This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by the modem or data set. 0: ri_n input is de-asserted (logic 1) 1: ri_n input is asserted (logic 0)
5	R	0x0	DSR Line State of Data Set Ready This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of dsr_n. When the Data Set Ready input (dsr_n) is asserted it is an indication that the modem or data set is ready to establish communications with UART. 0: dsr_n input is de-asserted (logic 1) 1: dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] set to one), DSR is the same as MCR[0] (DTR).
4	R	0x0	CTS Line State of Clear to Send This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with UART. 0: cts_n input is de-asserted (logic 1) 1: cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: UART_MSR
Bit	Read/Write	Default/Hex	Description
3	RC	0x0	DDCD Delta Data Carrier Detect This is used to indicate that the modem control line dcd_n has changed since the last time the MSR was read. 0: No change on dcd_n since last read of MSR 1: Change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: Ff the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.
2	RC	0x0	TERI Trailing Edge Ring Indicator This is used to indicate that a change on the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the MSR was read. 0: No change on ri_n since last read of MSR 1: Change on ri_n since last read of MSR Reading the MSR clears the TERI bit.
1	RC	0x0	DDSR Delta Data Set Ready This is used to indicate that the modem control line dsr_n has changed since the last time the MSR was read. 0: No change on dsr_n since last read of MSR 1: Change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR [4] = 1), DDSR reflects changes on MCR [0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: UART_MSR
Bit	Read/Write	Default/Hex	Description
0	RC	0x0	DCTS Delta Clear to Send This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read. 0: No change on ctsdsr_n since last read of MSR 1: Change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR [4] = 1), DCTS reflects changes on MCR [1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.

15.7.7.12 0x001C UART Scratch Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: UART_SCH
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	SCRATCH_REG Scratch Register This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART.

15.7.7.13 0x007C UART Status Register (Default Value: 0x0000_0006)

Offset: 0x007C			Register Name: UART_USR
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
4	R	0x0	RFF Receive FIFO Full This is used to indicate that the receive FIFO is completely full. 0: Receive FIFO not full 1: Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x007C			Register Name: UART_USR
Bit	Read/Write	Default/Hex	Description
3	R	0x0	RFNE Receive FIFO Not Empty This is used to indicate that the receive FIFO contains one or more entries. 0: Receive FIFO is empty 1: Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.
2	R	0x1	TFE Transmit FIFO Empty This is used to indicate that the transmit FIFO is completely empty. 0: Transmit FIFO is not empty 1: Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.
1	R	0x1	TFNF Transmit FIFO Not Full This is used to indicate that the transmit FIFO in not full. 0: Transmit FIFO is full 1: Transmit FIFO is not full This bit is cleared when the TX FIFO is full.
0	R	0x0	BUSY UART Busy Bit 0: Idle or inactive 1: Busy

15.7.7.14 0x0080 UART Transmit FIFO Level Register (Default Value: 0x0000_0000)

Offset: 0x0080			Register Name: UART_TFL
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8:0	R	0x0	TFL Transmit FIFO Level This is indicates the number of data entries in the transmit FIFO.

15.7.7.15 0x0084 UART Receive FIFO Level Register (Default Value: 0x0000_0000)

Offset: 0x0084			Register Name: UART_RFL
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0084			Register Name: UART_RFL
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8:0	R	0x0	RFL Receive FIFO Level This indicates the number of data entries in the receive FIFO.

15.7.7.16 0x0088 UART DMA Handshake Configuration Register (Default Value: 0x0000_00A5)

Offset: 0x0088			Register Name: UART_HSK
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0xA5	Handshake configuration 0xA5: DMA wait cycle mode 0xE5: DMA handshake mode

15.7.7.17 0x008C UART DMA Request Enable Register (Default Value: 0x0000_0003)

Offset: 0x008C			Register Name: UART_DMA_REQ_EN
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	R/W	0x0	DMA Timeout Enable 0: Disable 1: Enable
1	R/W	0x1	DMA TX REQ Enable 0: Disable 1: Enable
0	R/W	0x1	DMA RX REQ Enable 0: Disable 1: Enable

15.7.7.18 0x00A4 UART Halt TX Register (Default Value: 0x0000_0000)

Offset: 0x00A4			Register Name: UART_HALT
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A4			Register Name: UART_HALT
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	DMA_PTE_RX The sending of RX_DRQ. In DMA1 mode, when RFL is more than or equal to trig or receive timeout, send DRQ. In DMA0 mode, when DMA_PTE_RX = 1 and FIFO on, if RFL is more than or equal to trig, send DRQ, else DRQ is cleared. In other cases, once the receive data is valid, send DRQ.
6	R/W	0x0	PTE The sending of TX_REQ. In DMA1 mode (FIFO on), if PTE is set 1, when TFL is less than or equal to trig, send the DMA request. If PTE is set 0, when FIFO is empty, send the DMA request. The DMA request will stop when FIFO is full. In DMA0 mode, if PTE is set 1 and FIFO on, when TFL is less than or equal to trig, send DMA request. If PTE is set 1 and FIFO off, when THR is empty, send DMA request. If PTE is set 0, when FIFO(FIFO Enable) or THR(FIFO Enable) is empty, send DMA request. Otherwise, DMA request is cleared.
5	R/W	0x0	SIR_RX_INVERT SIR Receiver Pulse Polarity Invert 0: Not invert receiver signal 1: Invert receiver signal
4	R/W	0x0	SIR_TX_INVERT SIR Transmit Pulse Polarity Invert 0: Not invert transmit pulse 1: Invert transmit pulse
3	/	/	/
2	R/WAC	0x0	CHANGE_UPDATE After the user using HALT[1] to change the baudrate or LCR configuration, write 1 to update the configuration and waiting this bit self clear to 0 to finish update process. Write 0 to this bit has no effect. 1: Update trigger, Self clear to 0 when finish update.
1	R/W	0x0	CHCFG_AT_BUSY This is an enable bit for the user to change LCR register configuration and baudrate register (DLH and DLL) when the UART is busy (USB[0] is 1). 1: Enable change when busy

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00A4			Register Name: UART_HALT
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	HALT_TX Halt TX This register is use to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled. 0 : Halt TX disabled 1 : Halt TX enabled Note: If FIFOs are not enabled, the setting has no effect on operation.

15.7.7.19 0x00B0 UART Debug DLL Register (Default Value: 0x0000_0000)

Offset: 0x00B0			Register Name: UART_DBG_DLL
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R	0x0	DEBUG DLL

15.7.7.20 0x00B4 UART Debug DLH Register (Default Value: 0x0000_0000)

Offset: 0x00B4			Register Name: UART_DBG_DLH
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R	0x0	DEBUG DLH

15.7.7.21 0x00C0 UART RS485 Control Configure and Status Register (Default Value: 0x0000_0000)

Offset: 0x00C0			Register Name: UART_485_CTL
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8	R/W	0x0	AAD_BROADCAST_MODE AAD Mode Receive address detect broadcast mode 0: AAD broadcast mode 1: Not AAD broadcast mode(when use this mode need set UART_485_CTL[1:0] is 01 then set UART_485_CTL[8] is 1)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00C0			Register Name: UART_485_CTL
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	ADD_BIT_POLARITY Address bit polarity 0: The address bit is 1 representative the data is address 1: The address bit is 0 representative the data is address
6	R/W1C	0x0	AAD_ADDR_DETECTED AAD Mode Receive address detected 0: Receive address is different with set 1: Receive address is same with set
5	R/W1C	0x0	ADDRESS_DETECTED RS485 Address detect 0: No address detected 1: Address detected
4	R/W	0x0	DUPLEX RS485 Transfer mode 0: Full duplex 1: Half duplex
3:2	/	/	/
1:0	R/W	0x0	RCM RS485 Receive mode This is used to choose the RS485 Receive mode 00: RS_9BITM 01: AAD In RS-9bit mode, addresses and data are not distinguished. All data and addresses received by RX are written into RX FIFO. In AAD mode, addresses and data are distinguished. The data and addresses received by RX are filtered according to the AAD configuration.

15.7.7.22 0x00C4 UART RS485 Address Match Register (Default Value: 0x0000_0000)

Offset: 0x00C4			Register Name: UART_RS485_ADDR_MATCH
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	AAD_RECEIVE _ADDR AAD Mode Receive address

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.7.7.23 0x00C8 UART RS485 Bus Idle Check Register (Default Value: 0x0000_0000)

Offset: 0x00C8			Register Name: BUS_IDLE_CHECK
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	BUS_IDLE_CHK_EN 1: Enable bus idle check function 0: Disable bus idle check function
6	R	0x0	BUS_STATUS The flag of bus status 1: Busy 0: Idle
5:0	R	0x0	ADJ_TIME How long the bus is idle. The unit is 8*16*Tclk

15.7.7.24 0x00CC UART TX Delay Register (Default Value: 0x0000_0000)

Offset: 0x00CC			Register Name: TX_DELAY
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	DLY The delay time between the last stop bit and the next start bit. The unit is 16*Tclk. It is use to control the space between tow bytes in TX.

15.7.7.25 0x00D4 UART FIFO Test Mode Register (Default Value: 0x0000_0000)

Offset: 0x00D4			Register Name: FIFO_TM
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0	FTM FIFO test mode 0: Normal mode 1: FIFO test mode

15.7.7.26 0x00D8 UART Read TX FIFO Register (Default Value: 0x0000_0000)

Offset: 0x00D8			Register Name: READ_TX_FIFO
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00D8			Register Name: READ_TX_FIFO
Bit	Read/Write	Default/Hex	Description
8:0	R	0	R_TXFIFO Read TX FIFO In FIFO test mode,reading the address could read the data from the txfifo.

15.7.7.27 0x00DC UART Write RX FIFO Register (Default Value: 0x0000_0000)

Offset: 0x00DC			Register Name: WRITE_RX_FIFO
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	W	0	W_RXFIFO Write RX FIFO In FIFO test mode,write the address could write the data to the rxfifo.

15.7.7.28 0x00E0 UART Read RX FIFO Register (Default Value: 0x0000_0000)

Offset: 0x00E0			Register Name: READ_RX_FIFO
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R	0	R_RXFIFO Read RX FIFO In FIFO test mode,read the address could read the data from the rxfifo.

15.7.7.29 0x00E4 UART RS485 RTSN Pull Down Delay Time Register (Default Value: 0x0000_0000)

Offset: 0x00E4			Register Name: RTSN_RST_DLY_TIME
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8	R/W	0x0	RTSN_RST_DLYT_TIME_ENABLE Rts_n reset delay time enable 0: Not enable 1: Enable
7:0	R/W	0x0	RTSN_RST_DLYT Rts_n Reset Delay Time Rts_n delay number of Tbit to reset in RS485 auto flow control.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.7.7.30 0x00F0 UART FIFO Clock Control Register (Default Value: 0x0000_0003)

Offset: 0x00F0			Register Name: UART_FCC
Bit	Read/Write	Default/Hex	Description
31:8	R	0x0	FIFO Depth Indicates the depth of TX/RX FIFO
7:3	/	/	/
2	R/W	0x0	RXFIFO Clock Mode 0: Sync mode, R/W clocks use APB clock 1: Async mode, write clock uses APB clock, read clock uses AHB clock
1	R/W	0x1	TX FIFO Clock Enable 0: Clock disable 1: Clock enable
0	R/W	0x1	RX FIFO Clock Enable 0: Clock disable 1: Clock enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.8 SPI

15.8.1 Overview

The Serial Peripheral Interface (SPI) is a full-duplex, synchronous, four-wire serial communication interface between a CPU and SPI-compliant external devices. It can work in master mode and slave mode.

The SPI has the following features:

- Full-duplex synchronous serial interface
- Master/slave configurable
- 8-bit wide by 64-entry FIFO for both transmit and receive data
- Polarity and phase of the Chip Select (SPI_CS) and SPI Clock (SPI_CLK) are configurable
- Supports interrupts and DMA
- Supports mode0, mode1, mode2, and mode3
- Supports 3-wire/4-wire SPI
- Supports programmable serial data frame length: 1 bit to 32 bits
- Supports standard SPI, dual-output/dual-input SPI, dual I/O SPI, quad-output/quad-input SPI
- Supports maximum IO rate of the mass production: 100 MHz

NOTE

This chapter only describes SPI0. For detailed information of SPI1 (supports SPI mode and DBI mode), please refer to Section 15.9 SPI_DBI.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.8.2 Block Diagram

The following figure shows a block diagram of the SPI.

Figure 15-30 SPI Block Diagram



SPI contains the following sub-blocks:

Table 15-24 SPI Sub-blocks

Sub-block	Description
spi_rf	Responsible for implementing the internal register, interrupt, and DMA Request.
spi_tbuf	The data length transmitted from AHB to TXFIFO is converted into 8 bits, then the data is written into the RXFIFO.
spi_rbuf	The block is used to convert the RXFIFO data into the reading data length of AHB.
txfifo, rxfifo	The data transmitted from the SPI to the external serial device is written into the TXFIFO; the data received from the external serial device into SPI is pushed into the RXFIFO.
spi_cmu	Responsible for implementing SPI bus clock, chip select, internal sample, and the generation of transfer clock.
spi_tx	Responsible for implementing SPI data transfer, the interface of the internal TXFIFO, and status register.
spi_rx	Responsible for implementing SPI data receive, the interface of the internal RXFIFO, and status register.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.8.3 External Signals

The following table describes the external signals of SPI. The MOSI and MISO are bidirectional I/O, when SPI is as a master device, the CLK and CS are the output pin; when SPI is as a slave device, the CLK and CS are the input pin. When using SPI, the corresponding PADs are selected as SPI function via Section 15.6 GPIO

Table 15-25 SPI External Signals

Signal Name	Description	Type
SPI0-CS0	SPI0 Chip Select 0 (Active Low)	I/O
SPI0-CLK	SPI0 Clock	I/O
SPI0-MOSI	SPI0 Master Data Out, Slave Data In	I/O
SPI0-MISO	SPI0 Master Data In, Slave Data Out	I/O
SPI0-WP	SPI0 Write Protection (Active Low)/ Serial Data Input and Output for Quad Input or Quad Output	I/O
SPI0-HOLD	SPI0 Hold Signal/ Serial Data Input and Output for Quad Input or Quad Output	I/O

15.8.4 Functional Description

15.8.4.1 SPI Master and Slave Mode

The SPI controller can be configured to a master or slave device. The master mode is selected by setting the MODE bit (SPI_GCR [1]); the slave mode is selected by clearing the MODE bit.

In master mode, the SPI_CLK is generated and transmitted to the external device, and the data from the TX FIFO is transmitted on the MOSI pin, the data from the slave is received on the MISO pin and sent to RX FIFO. The Chip Select (SPI_CS) is an active low signal, and it must be set low before the data are transmitted or received. The SPI_CS can be selected the auto control mode or the software manual control mode. When using auto control, the SS_OWNER (SPI_TCR [6]) must be cleared (default value is 0); when using manual control, the SS_OWNER must be set. And the level of SPI_CS is controlled by SS_LEVEL (SPI_TCR [7]).

In slave mode, after the software selects the MODE bit (SPI_GCR [1]) to '0', it waits for master initiate a transaction. When the master asserts SPI_CS, and SPI_CLK is transmitted to the slave, the slave data is transmitted from TX FIFO on the MISO pin, and the data from the MOSI pin is received in RX FIFO.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the application block diagram when the SPI master device is connected to a slave device.

Figure 15-31 SPI Application Block Diagram



15.8.4.2 SPI Transmit Format

The SPI supports 4 different formats for data transfer. The software can select one of the four modes in which the SPI works by setting the bit1 (Polarity) and bit0 (Phase) of SPI_TCR (Offset: 0x0008). The SPI controller master uses the SPI_CLK signal to transfer data in and out of the shift register. Data is clocked using any one of four programmable clock phase and polarity combinations.

The CPOL (SPI_TCR [1]) defines the polarity of the clock signal (SPI_CLK). The SPI_CLK is a high level when CPOL is '1' and it is a low level when CPOL is '0'. The CPHA (SPI_TCR [0]) decides whether the leading edge of SPI_CLK is used to setup or sample data. The leading edge is used to setup data when CPHA is '1', and sample data when CPHA is '0'. The following table lists the four modes.

Table 15-26 SPI Transmit Format

Mode	Polarity (CPOL)	Phase (CPHA)	Leading Edge	Trailing Edge
Mode0	0	0	Sample on the rising edge	Setup on the falling edge
Mode1	0	1	Setup on the rising edge	Sample on the falling edge
Mode2	1	0	Sample on the falling edge	Setup on the rising edge
Mode3	1	1	Setup on the falling edge	Sample on the rising edge

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figures describe four waveforms for SPI_CLK.

Figure 15-32 SPI Phase 0 Timing Diagram



Figure 15-33 SPI Phase 1 Timing Diagram



15.8.4.3 SPI 3-Wire Mode

The SPI 3-wire mode is only valid when the SPI controller work in master mode, and is selected when the Work Mode Select bit (SPI_BATCR [1:0]) is equal to 0x2. And in the 3-wire mode, the input data and the output data use the same single data line. The following figure describes the 3-wire mode.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-34 SPI 3-Wire Mode



15.8.4.4 SPI Dual Mode

The dual read mode (SPI x2) is selected when the DRM is set in SPI_BCC (Offset: 0x0038) [28]. Using the dual mode allows data to be transferred to or from the device at double the rate of standard single mode, the data can be read at fast speed using two data bits (MOSI and MISO) at a time. The following figure describes the dual-input/dual-output SPI and the dual I/O SPI.

Figure 15-35 SPI Dual-Input/Dual-Output Mode



In the dual-input/dual-output SPI mode, the command, address, and the dummy bytes output in a unit of a single bit in serial mode through the SPI_MOSI line, only the data bytes are output (write) and input (read) in a unit of dual bits through the SPI_MOSI and SPI_MISO.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-36 SPI Dual I/O Mode



In the dual I/O SPI mode, only the command bytes output in a unit of a single bit in serial mode through the SPI_MOSI line. The address bytes and the dummy bytes output in a unit of dual bits through the SPI_MOSI and SPI_MISO. And the data bytes output (write) and input (read) in a unit of dual bits through the SPI_MOSI and SPI_MISO.

15.8.4.5 SPI Quad Mode

The quad read mode (SPI x4) is selected when the Quad_EN is set in SPI_BCC (Offset: 0x0038) [29]. Using the quad mode allows data to be transferred to or from the device at 4 times the rate of standard single mode, the data can be read at fast speed using four data bits (MOSI, MISO, IO2 (WP#) and IO3 (HOLD#)) at the same time. The following figure describes the quad-input/quad-output SPI.

Figure 15-37 SPI Quad-Input/Quad-Output Mode



In the quad-input/quad-output SPI mode, the command, address, and the dummy bytes output in a unit of a single bit in serial mode through SPI_MOSI line. Only the data bytes output (write)

Draft Version

and input (read) in a unit of quad bits through the SPI_MOSI, SPI_MISO, SPI_WP#, and SPI_HOLD#.

15.8.4.6 SPI Error Conditions

If any error conditions occur, the hardware will set the corresponding status bits in the SPI Interrupt Status Register (Offset: 0x0014) and stop the transfer. For the SPI controller, the following error scenarios can happen.

- TX_FIFO Underrun

The TX_FIFO underrun happens when the CPU/DMA reads data from the empty TX FIFO. In the case, the SPI controller will end the transaction and flag the error bit along with the TF_UDF bit in the SPI Interrupt Status Register (Offset: 0x0014). The SPI controller will generate an interrupt if interrupts are enabled. The software has to clear the error bit and the TF_UDF bit. To start a new transaction, the software has to reset the FIFO by writing to the SRST (soft reset) bit in the SPI Global Control Register (Offset: 0x0004).

- TX_FIFO Overflow

The TX_FIFO overflow happens when the CPU/DMA writes data into the full TX FIFO. In the case, the SPI controller will end the transaction and flag the error bit along with the TF_OVF bit in the SPI Interrupt Status Register (Offset: 0x0014). The SPI controller will generate an interrupt if interrupts are enabled. The software has to clear the error bit and the TF_OVF bit. To start a new transaction, the software has to reset the FIFO by writing to the SRST (soft reset) bit in the SPI Global Control Register (Offset: 0x0004).

- RX_FIFO Underrun

The RX_FIFO underrun happens when the CPU/DMA reads data from RX FIFO when it is empty. In the case, the SPI controller will end the transaction and flag the error bit along with the RF_UDF bit in the SPI Interrupt Status Register (Offset: 0x0014). The SPI controller will generate an interrupt if interrupts are enabled. The software has to clear the error bit and the RF_UDF bit. To start a new transaction, the software has to reset the FIFO by writing to the SRST (soft reset) bit in the SPI Global Control Register (Offset: 0x0004).

- RX_FIFO Overflow

The RX_FIFO overflow happens when the CPU/DMA writes data into the RX FIFO when it is full. In the case, the SPI controller will end the transaction and flag the error bit along with the RF_OVF bit in the SPI Interrupt Status Register (Offset: 0x0014). The SPI controller will generate an interrupt if interrupts are enabled. The software has to clear the error bit and the RF_OVF bit. To start a new transaction, the software has to reset the FIFO by writing to the SRST (soft reset) bit in the SPI Global Control Register (Offset: 0x0004).

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.8.5 Programming Guidelines

15.8.5.1 Writing/Reading Data Process

The SPI transfers serial data between the processor and peripheral devices. The CPU mode and DMA mode are the two main operational modes for SPI. For each SPI, the data is simultaneously transmitted (shifted out serially) and received (shifted in serially). The SPI has 2 channels, including the TX channel and RX channel. The TX channel has the path from TX FIFO to peripheral devices. The RX channel has the path from peripheral devices to RX FIFO.

Write Data: The CPU or DMA must write data on the SPI_TXD (Offset: 0x0200), the data on the register are automatically moved to TX FIFO.

Read Data: To read data from RX FIFO, the CPU or DMA must access the SPI_RXD (Offset: 0x0300) and the data are automatically sent to the SPI_RXD (Offset: 0x0300).

In CPU or DMA mode, the SPI sends a completed interrupt (SPI_ISR[TC]) to the processor after each transmission is complete.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-38 Data Transfer in Query Mode(including CPU and DMA mode)



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.8.5.2 Master Transmit and Receive Burst

In the SPI Master mode, the transmit and receive bursts (byte in unit) are configured before the SPI transfers serial data between the processor and external device. The transmit burst write in MWTC (bit[23:0]) of SPI Master Transmit Counter Register. The transmit burst in single mode before automatically sending dummy burst write in STC (bit[23:0]) of SPI Master Burst Control Counter Register. For dummy data, SPI controller can automatically sent before receive by writing DBC (bit[27:24]) in SPI Master Burst Control Counter Register. If users don't use SPI controller to send dummy data automatically, then the dummy bursts are used as the transmit counters to write together in MWTC (bit[23:0]) of SPI Master Transmit Counter Register. In Master mode, the total burst numbers write in MBC (bit[23:0]) of SPI Master Burst Counter Register. When all transmit burst and receive burst are transferred, SPI controller will send a completed interrupt, at the same time, SPI controller will clear DBC, MWTC and MBC.

15.8.5.3 SPI Run Clock and Sample Mode

The SPI Controller runs at 24KHz-100MHz at its interface to external SPI devices. The internal SPI Clock should run at the same frequency as the outgoing clock in master mode. The SPI Clock is selected different clock sources, and SPI must configure different work mode. There are three work mode: normal sample mode, delay half cycle sample mode, delay one cycle sample mode. Delay half cycle sample mode is the default mode of SPI controller. When SPI runs at 48MHz or below 48MHz, SPI can work at normal sample mode or delay half cycle sample mode. When SPI runs over 48MHz, set SDC in SPI Transfer Control Register to '1' to make the internal read sample point with a delay of half cycle of SPI_CLK, which is used in high-speed read operation to reduce the error caused by the time delay of SPI_CLK propagating between master and slave device. The different configuration of new/old SPI sample mode shows in the following tables.

Table 15-27 SPI Old Sample Mode

SPI Sample Mode	SDM(bit13)	SDC(bit11)	Run Clock
normal sample	1	0	<=24MHz
delay half cycle sample	0	0	<=40MHz
delay one cycle sample	0	1	>=80MHz

NOTE

The remaining spectrum is not recommended. Because when the output delay of SPI (refer to the datasheet of the manufactures for the specific delay time) is the same with the half-cycle time of SPI working clock, the variable edge of the output data for the device bumps into the clock sampling edge of the controller, so setting 1 cycle of sampling delay would cause stability problem.

Table 15-28 SPI New Sample Mode

SPI Sample Mode	SDM(bit13)	SDC(bit11)	SDC1(bit15)
normal sample	1	0	0

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

SPI Sample Mode	SDM(bit13)	SDC(bit11)	SDC1(bit15)
delay half cycle sample	0	0	0
delay one cycle sample	0	1	0
delay 1.5 cycle sample	1	1	0
delay 2 cycle sample	1	0	1
delay 2.5 cycle sample	0	0	1
delay 3 cycle sample	0	1	1

15.8.6 Register List

Module Name	Base Address
SPI0	0x04025000

Register Name	Offset	Description
SPI_GCR	0x0004	SPI Global Control Register
SPI_TCR	0x0008	SPI Transfer Control Register
SPI_IER	0x0010	SPI Interrupt Control Register
SPI_ISR	0x0014	SPI Interrupt Status Register
SPI_FCR	0x0018	SPI FIFO Control Register
SPI_FSR	0x001C	SPI FIFO Status Register
SPI_WCR	0x0020	SPI Wait Clock Counter Register
SPI_MBC	0x0030	SPI Master Burst Counter Register
SPI_MTC	0x0034	SPI Master Transmit Counter Register
SPI_BCC	0x0038	SPI Master Burst Control Counter Register
SPI_BATCR	0x0040	SPI Bit-Aligned Transfer Configure Register
SPI_BA_CCR	0x0044	SPI Bit-Aligned CLOCK Configuration Register
SPI_TBR	0x0048	SPI TX Bit Register
SPI_RBR	0x004C	SPI RX Bit Register
SPI_NDMA_MODE_CTL	0x0088	SPI Normal DMA Mode Control Register
SPI_TXD	0x0200	SPI TX Data Register
SPI_RXD	0x0300	SPI RX Data Register
SPI_BSR	0x0400	SPI BUF Status Register

15.8.7 Register Description

15.8.7.1 0x0004 SPI Global Control Register (Default Value: 0x0000_0080)

Offset: 0x0004			Register Name: SPI_GCR
Bit	Read/Write	Default/Hex	Description

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0004			Register Name: SPI_GCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	SRST Soft reset Write '1' to this bit will clear the SPI controller, and auto clear to '0' when reset operation completes Write '0' has no effect.
30:8	/	/	/
7	R/W	0x1	TP_EN Transmit Pause Enable In master mode, it is used to control transmit state machine to stop smart burst sending when RX FIFO is full. 1: Stop transmit data when RXFIFO is full 0: Normal operation. Ignore RXFIFO status Note: When XCH=1, do not write this bit.
6:3	/	/	/
2	R/W	0x0	MODE_SEL Sample Timing Mode Select 0: Old mode of Sample Timing 1: New mode of Sample Timing Note: When XCH=1, do not write this bit.
1	R/W	0x0	MODE SPI Function Mode Select 0: Slave Mode 1: Master Mode Note: When XCH=1, do not write this bit.
0	R/W	0x0	EN SPI Module Enable Control 0: Disable 1: Enable Note: After transforming from bit_mode to byte_mode, it must Enable the SPI Module again.

15.8.7.2 0x0008 SPI Transfer Control Register (Default Value: 0x0000_0087)

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	XCH Exchange Burst In master mode it is used to start SPI burst 0: Idle 1: Initiates exchange. Write "1" to this bit will start the SPI burst, and will auto clear after finishing the bursts transfer specified by BC. Write "1" to SRST will also clear this bit. Write '0' to this bit has no effect. Note: When XCH=1, do not write this bit.
30:16	/	/	/
15	R/W	0x0	SDC1 Master Sample Data Control register1 Set this bit to '1' to make the internal read sample point with a delay of half cycle of SPI_CLK. It is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK propagating between master and slave. 0: Normal operation, do not delay internal read sample point 1: Delay internal read sample point Note: When XCH=1, do not write this bit.
14	R/W	0x0	SDDM Sending Data Delay Mode 0: Normal sending 1: Delay sending Set the bit to"1" to make the data that should be sent with a delay of half cycle of SPI_CLK in dual I/O mode for SPI mode 0.
13	R/W	0x0	SDM Sample Data Mode 1: Normal Sample Mode 0: Delay Sample Mode In Master Normal Sample Mode, SPI master samples the data at the correct edge for each SPI mode; In Master Delay Sample Mode, SPI master samples data at the edge that is half cycle delayed by the correct edge defined in respective SPI mode.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	FBS First Transmit Bit Select 0: MSB first 1: LSB first Note: When XCH=1, do not write this bit.
11	R/W	0x0	SDC Master Sample Data Control Set this bit to '1' to make the internal read sample point with a delay of half cycle of SPI_CLK. It is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK propagating between master and slave. 0: Normal operation, do not delay internal read sample point 1: Delay internal read sample point Note: When XCH=1, do not write this bit.
10	R/W	0x0	RPSM Rapids mode select Select Rapids mode for high speed write. 0: Normal write mode 1: Rapids write mode Note: When XCH=1, do not write this bit.
9	R/W	0x0	DDB Dummy Burst Type 0: The bit value of dummy SPI burst is zero 1: The bit value of dummy SPI burst is one Note: When XCH=1, do not write this bit.
8	R/W	0x0	DHB Discard Hash Burst In master mode it controls whether discarding unused SPI bursts 0: Receiving all SPI bursts in BC period 1: Discard unused SPI bursts, only fetching the SPI bursts during dummy burst period. The bursts number is specified by TC. Note: When XCH=1, do not write this bit.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
7	R/W	0x1	SS_LEVEL When control CS signal manually (SPI_CTRL_REG.SS_CTRL==1), set this bit to '1' or '0' to control the level of CS signal. 0: Set CS to low 1: Set CS to high Note: When XCH=1, do not write this bit.
6	R/W	0x0	SS_OWNER CS Output Owner Select Usually, controller sends CS signal automatically with data together. When this bit is set to 1, software must manually write SPI_CTL_REG.SS_LEVEL to 1 or 0 to control the level of CS signal. 0: SPI controller 1: Software Note: When XCH=1, do not write this bit.
5:4	R/W	0x0	SS_SEL SPI Chip Select Select one of four external SPI Master/Slave Devices 00: SPI_CS0 will be asserted 01: SPI_CS1 will be asserted (not used) 10: SPI_CS2 will be asserted (not used) 11: SPI_CS3 will be asserted (not used) Note: When XCH=1, do not write this bit.
3	R/W	0x0	SSCTL In master mode, this bit selects the output wave form for the SPI_CSx signal. Only valid when SS_OWNER = 0. 0: SPI_CSx remains asserted between SPI bursts 1: Negate SPI_CSx between SPI bursts Note: When XCH=1, do not write this bit.
2	R/W	0x1	SPOL SPI Chip Select Signal Polarity Control 0: Active high polarity (0 = Idle) 1: Active low polarity (1 = Idle) Note: When XCH=1, do not write this bit.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
1	R/W	0x1	CPOL SPI Clock Polarity Control 0: Active high polarity (0 = Idle) 1: Active low polarity (1 = Idle) Note: When XCH=1, do not write this bit.
0	R/W	0x1	CPHA SPI Clock/Data Phase Control 0: Phase 0 (Leading edge for sample data) 1: Phase 1 (Leading edge for setup data) Note: When XCH=1, do not write this bit.

15.8.7.3 0x0010 SPI Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: SPI_IER
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
13	R/W	0x0	SS_INT_EN SSI Interrupt Enable Chip Select Signal (CSx) from valid state to invalid state 0: Disable 1: Enable
12	R/W	0x0	TC_INT_EN Transfer Completed Interrupt Enable 0: Disable 1: Enable
11	R/W	0x0	TF_UDR_INT_EN TXFIFO under run Interrupt Enable 0: Disable 1: Enable
10	R/W	0x0	TF_OVF_INT_EN TX FIFO Overflow Interrupt Enable 0: Disable 1: Enable
9	R/W	0x0	RF_UDR_INT_EN RXFIFO under run Interrupt Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: SPI_IER
Bit	Read/Write	Default/Hex	Description
8	R/W	0x0	RF_OVF_INT_EN RX FIFO Overflow Interrupt Enable 0: Disable 1: Enable
7	/	/	/
6	R/W	0x0	TF_FUL_INT_EN TX FIFO Full Interrupt Enable 0: Disable 1: Enable
5	R/W	0x0	TX_EMP_INT_EN TX FIFO Empty Interrupt Enable 0: Disable 1: Enable
4	R/W	0x0	TX_ERQ_INT_EN TX FIFO Empty Request Interrupt Enable 0: Disable 1: Enable
3	/	/	/
2	R/W	0x0	RF_FUL_INT_EN RX Full Interrupt Enable 0: Disable 1: Enable
1	R/W	0x0	RX_EMP_INT_EN RX Empty Interrupt Enable 0: Disable 1: Enable
0	R/W	0x0	RF_RDY_INT_EN RX Ready Request Interrupt Enable 0: Disable 1: Enable

15.8.7.4 0x0014 SPI Interrupt Status Register (Default Value: 0x0000_0032)

Offset: 0x0014			Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
13	R/W1C	0x0	SSI CS Invalid Interrupt When SSI is 1, it indicates that SS has changed from valid state to invalid state. Writing 1 to this bit clears it.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description
12	R/W1C	0x0	TC Transfer Completed In master mode, it indicates that all bursts specified by BC has been exchanged. In other condition, when set, this bit indicates that all the data in TXFIFO has been loaded in the Shift register, and the Shift register has shifted out all the bits. Writing 1 to this bit clears it. 0: Busy 1: Transfer Completed
11	R/W1C	0x0	TF_UDF TXFIFO underrun This bit is set when if the TXFIFO is underrun. Writing 1 to this bit clears it. 0: TXFIFO is not underrun 1: TXFIFO is underrun
10	R/W1C	0x0	TF_OVF TXFIFO Overflow This bit is set when if the TXFIFO is overflow. Writing 1 to this bit clears it. 0: TXFIFO is not overflow 1: TXFIFO is overflowed
9	R/W1C	0x0	RX_UDF RXFIFO Underrun When set, this bit indicates that RXFIFO has underrun. Writing 1 to this bit clears it.
8	R/W1C	0x0	RX_OVF RXFIFO Overflow When set, this bit indicates that RXFIFO has overflowed. Writing 1 to this bit clears it. 0: RXFIFO is available. 1: RXFIFO has overflowed.
7	/	/	/
6	R/W1C	0x0	TX_FULL TXFIFO Full This bit is set when if the TXFIFO is full. Writing 1 to this bit clears it. 0: TXFIFO is not Full 1: TXFIFO is Full

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description
5	R/W1C	0x1	TX_EMP TXFIFO Empty This bit is set if the TXFIFO is empty. Writing 1 to this bit clears it. 0: TXFIFO contains one or more words. 1: TXFIFO is empty
4	R/W1C	0x1	TX_READY TXFIFO Ready 0: TX_WL > TX_TRIG_LEVEL 1: TX_WL <= TX_TRIG_LEVEL This bit is set any time if TX_WL <= TX_TRIG_LEVEL. Writing "1" to this bit clears it. Where TX_WL is the water level of RXFIFO
3	/	/	/
2	R/W1C	0x0	RX_FULL RX Full This bit is set when the RXFIFO is full. Writing 1 to this bit clears it. 0: Not Full 1: Full
1	R/W1C	0x1	RX_EMP RX Empty This bit is set when the RXFIFO is empty. Writing 1 to this bit clears it. 0: Not empty 1: Empty
0	R/W1C	0x0	RX_RDY RX Ready 0: RX_WL <= RX_TRIG_LEVEL 1: RX_WL > RX_TRIG_LEVEL This bit is set any time if RX_WL > RX_TRIG_LEVEL. Writing "1" to this bit clears it. Where RX_WL is the total water level of the RXFIFO.

15.8.7.5 0x0018 SPI FIFO Control Register (Default Value: 0x0040_0001)

Offset: 0x0018			Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	TX_FIFO_RST TX FIFO Reset Write '1' to this bit will reset the control portion of the TX FIFO and auto clear to '0' when completing reset operation, write to '0' has no effect.
30	R/W	0x0	TF_TEST_ENB TX Test Mode Enable 0: Disable 1: Enable In normal mode, TX FIFO can only be read by SPI controller, write '1' to this bit will switch TX FIFO read and write function to AHB bus. This bit is used to test the TX FIFO, don't set in normal operation and don't set RF_TEST and TF_TEST at the same time.
29:25	/	/	/
24	R/W	0x0	TF_DRQ_EN TX FIFO DMA Request Enable 0: Disable 1: Enable
23:16	R/W	0x40	TX_TRIG_LEVEL TX FIFO Empty Request Trigger Level
15	R/WAC	0x0	RF_RST RXFIFO Reset Write '1' to this bit will reset the control portion of the receiver FIFO, and auto clear to '0' when completing reset operation, write '0' to this bit has no effect.
14	R/W	0x0	RF_TEST RX Test Mode Enable 0: Disable 1: Enable In normal mode, RX FIFO can only be written by SPI controller, write '1' to this bit will switch RX FIFO read and write function to AHB bus. This bit is used to test the RX FIFO, don't set in normal operation and don't set RF_TEST and TF_TEST at the same time.
13:9	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description
8	R/W	0x0	RF_DRQ_EN RX FIFO DMA Request Enable 0: Disable 1: Enable
7:0	R/W	0x1	RX_TRIG_LEVEL RX FIFO Ready Request Trigger Level

15.8.7.6 0x001C SPI FIFO Status Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: SPI_FSR
Bit	Read/Write	Default/Hex	Description
31	R	0x0	TB_WR TX FIFO Write Buffer Write Enable
30:24	/	/	/
23:16	R	0x0	TF_CNT TX FIFO Counter These bits indicate the number of words in TX FIFO 0: 0 byte in TX FIFO 1: 1 byte in TX FIFO ... 64 64 bytes in TX FIFO other: Reserved
15	R	0x0	RB_WR RX FIFO Read Buffer Write Enable
14:8	/	/	/
7:0	R	0x0	RF_CNT RX FIFO Counter These bits indicate the number of words in RX FIFO + RX BUFFER 0: 0 byte in RX FIFO & RX BUFFER 1: 1 byte in RX FIFO & RX BUFFER ... 64: 64 bytes in RX FIFO & RX BUFFER ... 192:192bytes in RX FIFO & RX BUFFER other: Reserved

15.8.7.7 0x0020 SPI Wait Clock Counter Register (Default Value: 0x0000_0000)

Offset: 0x0020	Register Name: SPI_WCR

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19:16	R/W	0x0	SWC Dual mode direction switch waits clock counter (for master mode only). 0: No wait states inserted n: n SPI_CLK wait states inserted Note: These bits control the number of wait states to be inserted before start dual data transfer in dual SPI mode. The SPI module counts SPI_CLK by SWC for delaying next word data transfer. Note: When XCH=1, do not write this bit.
15:0	R/W	0x0	WCC Wait Clock Counter (In Master mode) These bits control the number of wait states to be inserted in data transfers. The SPI module counts SPI_CLK by WCC for delaying next word data transfer. 0: No wait states inserted N: N SPI_CLK wait states inserted Note: When XCH=1, do not write this bit.

15.8.7.8 0x0030 SPI Master Burst Counter Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: SPI_MBC
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	R/W	0x0	MBC Master Burst Counter In master mode, this field specifies the total burst number. 0: 0 burst 1: 1 burst ... N: N bursts Note: • When XCH=1, do not write this bit. • Total transfer data, include the TXD, RXD and dummy burst.

15.8.7.9 0x0034 SPI Master Transmit Counter Register (Default Value: 0x0000_0000)

Offset: 0x0034	Register Name: SPI_MTC

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	R/W	0x0	MWTC Master Write Transmit Counter In master mode, this field specifies the burst number that should be sent to TXFIFO before automatically sending dummy burst. For saving bus bandwidth, the dummy burst (all zero bits or all one bits) is sent by SPI Controller automatically. 0: 0 burst 1: 1 burst ... N: N bursts Note: When XCH=1, do not write this bit.

15.8.7.10 0x0038 SPI Master Burst Control Counter Register (Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: SPI_BCC
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29	R/W	0x0	Quad_EN Master Quad_Mode_EN 0: Quad mode disable 1: Quad mode enable Note: • When XCH=1, do not write this bit. • Quad mode includes Quad-Input and Quad-Output.
28	R/W	0x0	DRM Master Dual Mode RX Enable 0: RX use single-bit mode 1: RX use dual mode Note: • When XCH=1, do not write this bit. • It is only valid when Quad_Mode_EN=0.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0038			Register Name: SPI_BCC
Bit	Read/Write	Default/Hex	Description
27:24	R/W	0x0	DBC Master Dummy Burst Counter In master mode, this field specifies the burst number that should be sent before receive in dual SPI mode. The data is don't care by the device. 0: 0 burst 1: 1 burst ... N: N bursts Note: When XCH=1, do not write this bit.
23:0	R/W	0x0	STC Master Single Mode Transmit Counter In master mode, this field specifies the burst number that should be sent in single mode before automatically sending dummy burst. This is the first transmit counter in all bursts. 0: 0 burst 1: 1 burst ... N: N bursts Note: When XCH=1, do not write this bit.

15.8.7.11 0x0040 SPI Bit-Aligned Transfer Configure Register (Default Value: 0x0000_00A0)

Offset: 0x0040			Register Name: SPI_BATCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	TCE Transfer Control Enable In master mode, it is used to start t1o transfer the serial bit's frame, it is only valid when Work Mode Select==0x2/0x3. 0: Idle 1: Initiates transfer. Write "1" to this bit will start to transfer serial bits' frame (the value comes from the SPI TX Bit Register or SPI RX Bit Register), and will auto clear after the bursts transfer completely. Write '0' to this bit has no effect.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: SPI_BATCR
Bit	Read/Write	Default/Hex	Description
30	R/W	0x0	MSMS Master Sample Standard 0: Standard Sample Mode 1: Delay Sample Mode In Standard Sample Mode, SPI master samples the data at the standard rising edge of CLK for each SPI mode; In Delay Sample Mode, SPI master samples data at the edge that is half cycle delayed by the standard rising edge of CLK defined in respective SPI mode.
29:26	/	/	/
25	R/W1C	0x0	TBC Transfer Bits Completed When set, this bit indicates that the last bit of the serial data frame in SPI TX Bit Register (or SPI RX Bit Register) has been transferred completely. Writing 1 to this bit clears it. 0: Busy 1: Transfer Completed Note: It is only valid when Work Mode Select is 0x2/0x3.
24	R/W	0x0	TBC_INT_EN Transfer Bits Completed Interrupt Enable 0: Disable 1: Enable Note: It is only valid when Work Mode Select is 0x2/0x3.
23:22	/	/	/
21:16	R/W	0x00	RX_FEM_LEN Configure the length of serial data frame(burst) of RX 000000: 0bit 000001: 1bit ... 100000: 32bits Other values: Reserved Note: It is only valid when Work Mode Select==0x2/0x3. and cannot be written when TCE=1.
15:14	/	/	/

Draft Version ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: SPI_BATCR
Bit	Read/Write	Default/Hex	Description
13:8	R/W	0x00	TX_FRM_LEN Configure the length of serial data frame(burst) of TX 000000: 0bit 000001: 1bit ... 100000: 32bits Other values: Reserved Note: It is only valid when Work Mode Select==0x2/0x3, and cannot be written when TCE=1.
7	R/W	0x1	SS_LEVEL When control CS signal manually, set this bit to '1' or '0' to control the level of CS signal. 0: Set CS to low 1: Set CS to high Note: It is only valid when Work Mode Select==0x2/0x3, and only work in Mode0, cannot be written when TCE=1.
6	R/W	0x0	SS_OWNER CS Output Owner Select Usually, controller sends CS signal automatically with data together. When this bit is set to 1, software must manually write SPI_CTL_REG.SS_LEVEL to 1 or 0 to control the level of CS signal. 0: SPI controller 1: Software Note: It is only valid when Work Mode Select==0x2/0x3, and only work in Mode0, cannot be written when TCE=1.
5	R/W	0x1	SPOL SPI Chip Select Signal Polarity Control 0: Active high polarity (0 = Idle) 1: Active low polarity (1 = Idle) Note: It is only valid when Work Mode Select==0x2/0x3, and only work in Mode0, cannot be written when TCE=1.
4	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: SPI_BATCR
Bit	Read/Write	Default/Hex	Description
3:2	R/W	0x0	SS_SEL SPI Chip Select Select one of four external SPI Master/Slave Devices 00: SPI_CS0 will be asserted 01: SPI_CS1 will be asserted (not used) 10: SPI_CS2 will be asserted (not used) 11: SPI_CS3 will be asserted (not used) Note: It is only valid when Work Mode Select==0x2/0x3, and only work in Mode0, cannot be written when TCE=1.
1:0	R/W	0x0	WMS Work Mode Select 00: Data frame is byte aligned in Standard SPI, Dual-Output/Dual Input SPI, Dual IO SPI and Quad-Output/Quad-Input SPI. 01: Reserve 10: Data frame is bit aligned in 3-Wire SPI 11: Data frame is bit aligned in Standard SPI

15.8.7.12 0x0044 SPI Bit-Aligned CLOCK Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: SPI_BA_CCR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	CDR_N Clock Divide Rate (Master Mode Only) The SPI_CLK is determined according to the following equation: SPI_CLK = Source_CLK / (2*(CDR_N + 1)). This register is only valid when Work Mode Select==0x2/0x3.

15.8.7.13 0x0048 SPI TX Bit Register (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: SPI_TBR
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0048			Register Name: SPI_TBR
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	VTB The Value of the Transmit Bits This register is used to store the value of the transmitted serial data frame. Note: In the process of transmission, the LSB is transmitted first. This register is only valid when Work Mode Select==0x2/0x3.

15.8.7.14 0x004C SPI RX Bit Register (Default Value: 0x0000_0000)

Offset: 0x004C			Register Name: SPI_RBR
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	VRB The Value of the Receive Bits This register is used to store the value of the received serial data frame. Note: In the process of transmission, the LSB is transmitted first. This register is only valid when Work Mode Select==0x2/0x3.

15.8.7.15 0x0088 SPI Normal DMA Mode Control Register (Default Value: 0x0000_00E5)

Offset: 0x0088			Register Name: SPI_NDMA_MODE_CTL
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:6	R/W	0x3	SPI_ACT_M SPI NDMA Active Mode 00: DMA_active is low 01: DMA_active is high 10: DMA_active is controlled by dma_request(DRQ) 11: DMA_active is controlled by controller
5	R/W	0x1	SPI_ACK_M SPI NDMA Acknowledge Mode 0: Active fall do not care ACK 1: Active fall must after detect ACK is high

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0088			Register Name: SPI_NDMA_MODE_CTL
Bit	Read/Write	Default/Hex	Description
4:0	R/W	0x05	SPI_DMA_WAIT The counts of hold cycles from DMA last signal high to dma_active high

15.8.7.16 0x0200 SPI TX Data Register (Default Value: 0x0000_0000)

Offset: 0x0200			Register Name: SPI_TXD
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TDATA Transmit Data This register can be accessed in byte, half-word or word unit by AHB. In byte accessing method, if there are rooms in TXFIFO, one burst data is written to TXFIFO and the depth is increased by 1. In half-word accessing method, two SPI burst data are written and the TXFIFO depth is increase by 2. In word accessing method, four SPI burst data are written and the TXFIFO depth is increased by 4. Note: This address is write-only if TF_TEST is '0', and if TF_TEST is set to '1', this address is readable and writable to test the TX FIFO through the AHB bus.

15.8.7.17 0x0300 SPI RX Data Register (Default Value: 0x0000_0000)

Offset: 0x0300			Register Name: SPI_RXD
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0300			Register Name: SPI_RXD
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RDATA Receive Data This register can be accessed in byte, half-word or word unit by AHB. In byte accessing method, if there are data in RXFIFO, the top word is returned and the RXFIFO depth is decreased by 1. In half-word accessing method, two SPI bursts are returned and the RXFIFO depth is decrease by 2. In word accessing method, the four SPI bursts are returned and the RXFIFO depth is decreased by 4. Note: This address is read-only if RF_TEST is '0', and if RF_TEST is set to '1', this address is readable and writable to test the RX FIFO through the AHB bus.

15.8.7.18 0x0400 SPI BUF Status Register (Default Value: 0x0000_0000)

Offset: 0x0400			Register Name: SPI_BSR
Bit	Read/Write	Default/Hex	Description
31:27	/	/	/
26:24	R	0x0	TX_SHIFT_BUFFER_CNT TX SHIFT Buffer Counter These bits indicate the number of bytes in TX Shift Buffer, which is after TX FIFO, and maximum depth is 4 level with 8 bits.
23:19	/	/	/
18:16	R	0x0	TB_CNT TX FIFO Write Buffer Counter These bits indicate the number of bytes in TX FIFO Write Buffer
15:8	/	/	/
7:0	R	0x0	RB_CNT RX FIFO Read Buffer Counter These bits indicate the number of bytes in RX FIFO Read Buffer

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.9 SPI_DBI

15.9.1 Overview

The SoC provides a 3/4 line SPI display bus interface (SPI_DBI) for video data transmission. It supports DBI mode or SPI mode. The DBI mode can be configured with 3-wire/4-wire transmission and compatible with multiple video data formats at the same time. The integrated SPI mode is used for low-cost display schemes.

The SPI mode has the following features:

- Full-duplex synchronous serial interface
- Master/slave configurable
- 8-bit wide by 64-entry FIFO for both transmit and receive data
- Polarity and phase of the Chip Select (SPI_CS) and SPI Clock (SPI_CLK) are configurable
- Supports interrupts and DMA
- Supports mode0, mode1, mode2, and mode3
- Supports 3-wire/4-wire SPI
- Supports programmable serial data frame length: 1 bit to 32 bits
- Supports standard SPI, dual-output/dual-input SPI, dual I/O SPI, quad-output/quad-input SPI
- Supports maximum IO rate of the mass production: 100 MHz

The DBI mode has the following features:

- Supports DBI Type C 3 Line/4 Line Interface Mode
- Supports 2 Data Lane Interface Mode
- Support data source from CPU or DMA
- Supports RGB111/444/565/666/888 video format
- Supports maximum resolution of RGB666 240 x 320@30Hz with single data lane
- Supports maximum resolution of RGB888 240 x 320@60Hz or 320 x 480@30Hz with dual data lane
- Supports tearing effect
- Supports software flexible control video frame rate

NOTE

This chapter only describes SPI1 (SPI mode and DBI mode). For detailed information of SPI0, please refer to Section 15.8 SPI.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.9.2 Block Diagram

The following figure shows a block diagram of the SPI_DBI.

Figure 15-39 SPI_DBI Block Diagram



SPI_DBI contains the following sub-blocks:

Table 15-29 SPI_DBI Sub-blocks

Sub-block	Description
spi_rf	Responsible for implementing the internal register, interrupt, and DMA Request.
spi_tbuf	The data length transmitted from AHB to TXFIFO is converted into 8 bits, then the data is written into the RXFIFO.
spi_rbuf	The block is used to convert the RXFIFO data into the reading data length of AHB.
txfifo, rxfifo	The data transmitted from the SPI to the external serial device is written into the TXFIFO; the data received from the external serial device into SPI is pushed into the RXFIFO.
spi_cmu	Responsible for implementing SPI bus clock, chip select, internal sample, and the generation of transfer clock.
spi_tx	Responsible for implementing SPI data transfer, the interface of the internal TXFIFO, and status register.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Sub-block	Description
spi_rx	Responsible for implementing SPI data receive, the interface of the internal RXFIFO, and status register.
dbi_ctrl	Responsible for implementing DBI bus clock, chip select, data command select, RGB format reshape.
dbi_tx	Responsible for implementing DBI data transfer, the interface of the internal TXFIFO, and status register.
dbi_rx	Responsible for implementing DBI data receive, the interface of the internal RXFIFO, and status register.

15.9.3 External Signals

The following table describes the external signals of SPI_DBI. When using SPI_DBI, the corresponding PADs are selected as SPI_DBI function via Section 15.6 GPIO.

Table 15-30 GPIO multiplexing of SPI1 and DBI

DBI	SPI1
DBI-CSX	SPI1-CS0
DBI-SCLK	SPI1-CLK
DBI-SDO	SPI1-MOSI
DBI-SDI/ DBI-TE/ DBI-DCX	SPI1-MISO
DBI-DCX/DBI-WRX	SPI1-HOLD
DBI-TE	SPI1-WP

Table 15-31 SPI_DBI External Signals

Signal Name	Description	Type
SPI Mode		
SPI1-CS0	SPI1 Chip Select Signal, Low Active	I/O
SPI1-CLK	SPI1 Clock Signal Provides serial interface timing.	I/O
SPI1-MOSI	SPI1 Master Data Out, Slave Data In	I/O
SPI1-MISO	SPI1 Master Data In, Slave Data Out	I/O
SPI1-WP	SPI1 Write Protect, Low Active Protects the memory area against all program or erase instructions. It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	I/O
SPI1-HOLD	SPI1 Hold Signal Pauses any serial communication with the device without deselecting or resetting it. It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	I/O
DBI Mode		
DBI-CSX	Chip Select Signal, Low Active	I/O

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Signal Name	Description	Type
DBI-SCLK	Serial Clock Signal	I/O
DBI-SDO	Data Output Signal	I/O
DBI-SDI	Data Input Signal The data is sampled on the rising edge and the falling edge	I/O
DBI-TE	Tearing Effect Input It is used to capture the external TE signal edge. The rising and falling edge is configurable.	I/O
DBI-DCX	DCX pin is the select output signal of data and command. DCX = 0: Register command; DCX = 1: Data or parameter.	I/O
DBI-WRX	When DBI operates in dual data lane format, the RGB666 format 2 can use WRX to transfer data	I/O

15.9.4 Functional Description

15.9.4.1 Typical Application

The following figure shows the application block diagram when the SPI master device is connected to a slave device.

Figure 15-40 SPI Application Block Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the application block diagram when the DBI master device is connected to a display bus interface device.

Figure 15-41 DBI Application Block Diagram



NOTE

For the function descriptions in SPI mode, refer to the section SPI.

15.9.4.2 DBI 3-Line Interface Write and Read Timing

DBI 3-Line Interface Write Timing

The 3-line DBI Interface I contains CSX, SDA, and SCL, where SDA shares this port for bidirectional port data input and output.

The 3-line DBI Interface II contains CSX, SDA, SCL, and SDI; Data input and output ports are independent of each other.

As there is no Data/Command data line in the 3-line display bus mode, whether Data or Command is currently being transmitted cannot be confirmed. Thus, an extra bit is added to the data-stream before MSB to indicate whether Data or Command is currently being transmitted. (0: Command, 1: Data)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the write operation format of 3-line DBI Interface I and Interface II.

Figure 15-42 DBI 3-Line Display Bus Serial Interface Write Operation Format



DBI 3-Line Interface Read Timing

The 3-line DBI Interface I uses the SDA port as bidirectional data input and output port. There are only three cases of data reading volume, 8bits/24bits/32bits, and the first data sampled is high.

The following figure shows the 8 bits read operation format of 3-line DBI Interface I and Interface II. After the read command is transmitted, the data is read immediately with no dummy period.

Figure 15-43 DBI 3-Line Display Bus Serial Interface 8-bit Read Operation Format



Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the 24 bits read operation format of 3-line DBI Interface I and Interface II. When the read command is transmitted, the data will be read after the dummy clock cycle.

Figure 15-44 DBI 3-Line Display Bus Serial Interface 24-bit Read Operation Format



The following figure shows the 32 bits read operation format of 3-line DBI Interface I and Interface II. When the read command is transmitted, the data will be read after the dummy clock cycle.

Figure 15-45 DBI 3-Line Display Bus Serial Interface 32-bit Read Operation Format



15.9.4.3 DBI 4-Line Interface Write and Read Timing

DBI 4-Line Interface Write Timing

The 4-line DBI Interface I contains CSX, D/CX, SDA, and SCL, where SDA shares this port for bidirectional port data input and output.

The 4-line DBI Interface II contains CSX, D/CX, SDA, SCL, and SDI; Data input and output ports are independent of each other.

Since the 4-line display bus mode has a Data/Command data line indicating whether Data or Command is currently being transmitted (0: Command, 1: Data). So there is no need to add an extra bit to data-stream before MSB like the 3-line DBI.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

There is a Data/Command data line in the 4-line display bus mode to indicate whether Data or Command is currently being transmitted. (0: Command, 1: Data) Thus, no extra bit is needed.

The following figure shows the writing operation format of 4-line DBI Interface I and Interface II.

Figure 15-46 DBI 4-Line Display Bus Serial Interface Write Operation Format



DBI 4-Line Interface Read Timing

The following figure shows the 8 bits read operation format of 4-line DBI Interface I and Interface II.

Figure 15-47 DBI 4-Line Display Bus Serial Interface 8-bit Read Operation Format



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the 24 bits read operation format of 4-line DBI Interface I and Interface II.

Figure 15-48 DBI 4-Line Display Bus Serial Interface 24-bit Read Operation Format



The following figure shows the 32 bits read operation format of 4-line DBI Interface I and Interface II.

Figure 15-49 DBI 4-Line Display Bus Serial Interface 32-bit Read Operation Format



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.9.4.4 DBI 3-Line Interface Transmit Video Format

Figure 15-50 RGB111 3-Line Interface Transmit Video Format



Figure 15-51 RGB444 3-Line Interface Transmit Video Format



Note 1. Pixel data with 12-bit color depth information
Note 2. The most significant bits are: Rx3, Gx3 and Bx3
Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-52 RGB565 3-Line Interface Transmit Video Format



Note 1. Pixel data with 16-bit color depth information
Note 2. The most significant bits are: Rx4, Gx5 and Bx4
Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Figure 15-53 RGB666 3-Line Interface Transmit Video Format



Note 1. Pixel data with 18-bit color depth information
Note 2. The most significant bits are: Rx5, Gx5 and Bx5
Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.9.4.5 DBI 4-Line Interface Transmit Video Format

Figure 15-54 RGB111 4-Line Interface Transmit Video Format



Figure 15-55 RGB444 4-Line Interface Transmit Video Format



Note 1. Pixel data with 12-bit color depth information
Note 2. The most significant bits are: Rx3, Gx3 and Bx3
Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-56 RGB565 4-Line Interface Transmit Video Format



Note 1. Pixel data with 16-bit color depth information
Note 2. The most significant bits are: Rx4, Gx5 and Bx4
Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Figure 15-57 RGB666 4-Line Interface Transmit Video Format



Note 1. Pixel data with 18-bit color depth information
Note 2. The most significant bits are: Rx5, Gx5 and Bx5
Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.9.4.6 DBI 2 Data Lane Interface Transmit Video Format

Figure 15-58 RGB444 2 Data Lane Interface Transmit Video Format



Note 1. Pixel data with 12-bit color information
Note 2. The most significant bits are: Rx3, Gx3 and Bx3
Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-59 RGB565 2 Data Lane Interface Transmit Video Format



Note 1. Pixel data with 16-bit color information
Note 2. The most significant bits are: Rx4, Gx5 and Bx4
Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Figure 15-60 RGB666 2 Data Lane Interface Transmit Video Format 0



Note 1. Pixel data with 18-bit color information
Note 2. The most significant bits are: Rx5, Gx5 and Bx5
Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-61 RGB666 2 Data Lane Interface Transmit Video Format 1 (ilitek)



Figure 15-62 RGB666 2 Data Lane Interface Transmit Video Format 2 (New vision)



Figure 15-63 RGB888 2 Data Lane Interface Transmit Video Format



Note 1. Pixel data with 24-bit color information
Note 2. The most significant bits are: R7, G7 and B7
Note 3. The least significant bits are: R0, G0 and B0

15.9.4.7 SPI_DBI Clock Frequency

The equation of SPI_DBI clock frequency is

f_{SPI_CLK} = frame_rate * one_pixel_clock_cycle * one_frame_pixel_value

The meaning of each sub-item is as follows:

- frame_rate: The frame rate at the unit of Hz.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

- one_pixel_clock_cycle: The clock period cycle of transferring a pixel. The period cycle differs from different transferring format.
  - 2-data lane-RGB444: 9 cycles
  - 2-data lane-RGB565: 9 cycles
  - 2-data lane-RGB666-Format0: 10 cycles
  - 2-data lane-RGB888: 13 cycles
- one_frame_pixel_value: The number of pixel in one frame.
  - 240*320
  - 320*480

For example, RGB data is transferred with 2 data line and RGB666 mode, and the resolution and frame rate of the display are 240*320 and 60Hz, then the SPI clock frequency is 60*10*240*320=46.08MHz.

The following tables show the SCLK frequency in different RGB modes.

Table 15-32 2 data lane sclk frequency

2 data lane					
RGB	Frame	30Hz		60Hz	
	Resolution	240*320	320*480	240*320	320*480
RGB111		/	/	/	/
RGB444		20.736	41.472	41.472	82.944
RGB565		20.736	41.472	41.472	82.944
RGB666		23.04	46.08	46.08	92.16
RGB888		29.952	59.904	59.904	/

Table 15-33 3 line sclk frequency

3 line					
RGB	Frame	30Hz		60Hz	
	Resolution	240*320	320*480	240*320	320*480
RGB111		10.368	20.736	20.736	41.472
RGB444		31.104	62.208	62.208	/
RGB565		41.472	82.944	82.944	/
RGB666		62.208	/	/	/
RGB888		/	/	/	/

Table 15-34 4 line sclk frequency

4 line					
RGB	Frame	30Hz		60Hz	
	Resolution	240*320	320*480	240*320	320*480
RGB111		9.216	18.432	18.432	36.864
RGB444		27.648	55.296	55.296	/
RGB565		36.864	73.728	73.728	/
RGB666		55.296	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

4 line					
RGB	Frame	30Hz		60Hz	
	Resolution	240*320	320*480	240*320	320*480
RGB888		/	/	/	/

15.9.5 Programming Guidelines

NOTE

The following are the programming guidelines in DBI mode. For those in SPI mode, see the Section 15.8.5.

15.9.5.1 Write Command Transfer

Step 1 Set the SPI_DBI_MODE_SEL (bit3) of SPI_GCR (0x0004) to 1 to select DBI mode.

Step 2 Set the DBI_EN_MODE_SEL (bit[30:29]) of DBI_CTL_1 (0x0104) to 0 to select the trigger mode of DBI.

Step 3 Configure the DBI_CTL_0 (0x0100).

a) Set DBI_CTL_0[Command Type] (bit31) to 0 to configure the writing command.

b) Set DBI_CTL_0[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.

c) Set DBI_CTL_0[Output Data Sequence] (bit19) to select the MSB or LSB.

d) Set DBI_CTL_0[Transmit Mode] (bit15) to 0 to select the command path.

e) Set DBI_CTL_0[Output Data Format] (bit[14:12]) to 0 to transmit the command.

f) Set DBI_CTL_0[DBI interface Select] (bit[10:8]) to select the DBI interface type.

g) The remaining values of the DBI_CTL_0 register remain the default value.

Step 4 Set DBI_CTL_1[DCX_DATA] (bit22) to 0 to send the command.

Step 5 DMA Path: Configure the SPI_FCR register (0x0018).

a) Set SPI_FCR[TF_DRQ_EN] (bit24) to 1 to enable TXFIFO DMA.

b) Set SPI_FCR[TX_TRIG_LEVEL] (bit[23:16]) to 255. It indicates the controller requests data from DMA if the remaining space of TX FIFO is greater than 255.

CPU Path: Write the command to be sent to the 0x200 address.

Step 6 Set SPI_GCR[DBI_EN] (bit4) to 1 to start transmitting the command.

Step 7 Wait until the TX FIFO underrun interrupt (SPI_ISR[TF_UDF]) is 1. It indicates that the command written to the TX FIFO is transmitted completely.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.9.5.2 Parameter Transfer

Step 1 Set the SPI_DBI_MODE_SEL (bit3) of SPI_GCR (0x0004) to 1 to select DBI mode.

Step 2 Set the DBI_EN_MODE_SEL (bit[30:29]) of DBI_CTL_1 (0x0104) to 0 to select the trigger mode of DBI.

Step 3 Configure the DBI_CTL_0 register (0x0100).

a) Set DBI_CTL_0[Command Type] (bit31) to 0 to configure the writing command.

b) Set DBI_CTL_0[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.

c) Set DBI_CTL_0[Output Data Sequence] (bit19) to select the MSB or LSB.

d) Set DBI_CTL_0[Transmit Mode] (bit15) to 0 to select the command path.

e) Set DBI_CTL_0[Output Data Format] (bit[14:12]) to 0 to transmit the command.

f) Set DBI_CTL_0[DBI interface Select] (bit[10:8]) to select the DBI interface type.

g) The remaining values of the DBI_CTL_0 register remain the default value.

Step 4 Set DBI_CTL_1[DCX_DATA] (bit22) to 1 to send the parameter.

Step 5 DMA Path: Configure the SPI_FCR register (0x0018).

a) Set SPI_FCR[TF_DRQ_EN] (bit24) to 1 to enable TXFIFO DMA.

b) Set SPI_FCR[TX_TRIG_LEVEL] (bit[23:16]) to 255. It indicates the controller requests data from DMA if the remaining space of TX FIFO is greater than 255.

CPU Path: Write the command to be sent to the 0x200 address.

Step 6 Set SPI_GCR[DBI_EN] (bit4) to 1 to start transmitting the command.

Step 7 Wait until the TX FIFO underrun interrupt (SPI_ISR[TF_UDF]) is 1. It indicates that the command written to the TX FIFO is transmitted completely.

15.9.5.3 Video Transfer

Before the video transmission configuration, confirm whether the data is from CPU path or DMA path.

a) If the data is from the CPU path, the controller writes the command to be sent to the 0x0200 address by the AHB bus.

b) If the data is from the DMA path, configure DBI_CTL_2 [DBI_FIFO_DRQ_EN] (bit15) to 1 and DBI_CTL_2 [TX_TRIG_LEVEL] (bit[14:8]) to 64. The controller will request data from DMA if the remaining space of TX FIFO is greater than 64. The empty & full interrupts and the status bit of DBI FIFO can be configured in the DBI_INT and DBI_DEBUG_0.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Software Trigger Mode

The software enables DBI_en_trigger when the edge interrupt of TE is detected.

After transmitting a frame of image, the controller automatically clears the line_cnt, pixel_cnt and stops data transmission.

The operation process is as follows.

Step 1 Set the SPI_DBI_MODE_SEL (bit3) of SPI_GCR (0x0004) to 1 to select DBI mode.

Step 2 Set the DBI EN MODE SEL (bit[30:29]) of DBI_CTL_1 (0x0104) to 01 to select the software trigger mode.

Step 3 Configure the DBI_CTL_0 register (0x0100).

a) Set DBI_CTL_0[Command Type] (bit31) to 0 to set the writing command.

b) Set DBI_CTL_0[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.

c) Set DBI_CTL_0[Output Data Sequence] (bit19) to select the MSB or LSB.

d) Set DBI_CTL_0[Transmit Mode] (bit15) to 1 to select the image path.

e) Set DBI_CTL_0[Output Data Format] (bit[14:12]) to select RGB111/444/565/666/888.

f) Set DBI_CTL_0[DBI interface Select] (bit[10:8]) to select the DBI interface type.

g) The remaining values of the DBI_CTL_0 register remain the default value.

Step 4 Set DBI_CTL_1[DCX_DATA] (bit22) to 0 to send the image data.

Step 5 Configure DBI_Video_Size (0x110) according to the sent image size.

Step 6 Configure DBI_CTL_2 (0x0108) to set the TE-related parameter.

Step 7 Detect the TE interrupt of the DBI_INT (0x0120) register.

Step 8 Configure DBI_CTL_1[DBI_soft_trigger] to 1.

Timer Trigger Mode

The software configures timer_en to enable timer counting, and when the counter reaches the specified value, the DBI_EN automatically will be enabled to start data transmission.

After transmitting a frame of image, the controller will automatically clear the line_cnt, pixel_cnt, and stop data transmission.

The timer starts counting again. When the counter reaches the specified value, the controller automatically enables DBI_EN again until the software turns off the timer_en.

The operation process is as follows.

Step 1 Set the SPI_DBI_MODE_SEL (bit3) of SPI_GCR (0x0004) to 1 to select DBI mode.

Step 2 Set the DBI EN MODE SEL (bit30:29) of DBI_CTL_1 (0x0104) to 10 to select the timer trigger mode.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 3 Configure the DBI_CTL_0 register (0x0100).

a) Set DBI_CTL_0[Command Type] (bit31) to 0 to set the writing command.

b) Set DBI_CTL_0[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.

c) Set DBI_CTL_0[Output Data Sequence] (bit19) to select the MSB or LSB.

d) Set DBI_CTL_0[Transmit Mode] (bit15) to 1 to select the image path.

e) Set DBI_CTL_0[Output Data Format] (bit[14:12]) to select RGB111/444/565/666/888.

f) Set DBI_CTL_0[DBI interface Select] (bit[10:8]) to select the DBI interface type.

g) The remaining values of the DBI_CTL_0 register remain the default value.

Step 4 Set DBI_CTL_1[DCX_DATA] (bit22) to 0 to send the image data.

Step 5 Configure DBI_Video_Size (0x110) to transmit the image size.

Step 6 Configure the related parameter of DBI_Timer (0x10C).

TE Trigger Mode

When the edge changes of the TE are detected (The rising and falling edges are optional), the DBI_EN can be automatically enabled to start data transmission.

After transmitting a frame of image, the controller will automatically clear the line_cnt, pixel_cnt, and stop transmitting data.

When the edge changes of the TE are detected (The rising and falling edges are optional), the DBI_EN can be automatically enabled to restart data transmission until the software shuts down TE_EN or the screen no longer sends TE signals.

The operation process is as follows.

Step 1 Set the SPI_DBI_MODE_SEL (bit3) of SPI_GCR (0x0004) to 1 to select DBI mode.

Step 2 Set the DBI EN MODE SEL (bit30:29) of DBI_CTL_1 (0x0104) to 11 to select the TE Configure the DBI_CTL_0 register (0x0100).

Step 3 Set DBI_CTL_0[Command Type] (bit31) to 0 to set the writing command.

a) Set DBI_CTL_0[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.

b) Set DBI_CTL_0[Output Data Sequence] (bit19) to select the MSB or LSB.

c) Set DBI_CTL_0[Transmit Mode] (bit15) to 1 to select the image path.

d) Set DBI_CTL_0[Output Data Format] (bit[14:12]) to select RGB111/444/565/666/888.

e) Set DBI_CTL_0[DBI interface Select] (bit[10:8]) to select the DBI interface type.

f) The remaining values of the DBI_CTL_0 register remain the default value.

Step 4 Configure DBI_CTL_1[DCX_DATA] (bit22) to 0 to send the image data.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 5 Configure DBI_Video_Size (0x0110) to transmit the image size.

Step 6 Configure DBI_CTL_2 (0x0108) to set the TE-related parameter.

15.9.5.4 Read Command & Read Data Transfer

Step 1 Set the SPI_DBI_MODE_SEL (bit3) of SPI_GCR (0x0004) to 1 to select DBI mode.

Step 2 Set the DBI EN MODE SEL (bit[30:29]) of DBI_CTL_1 (0x0104) to 0.

Step 3 Configure the DBI_CTL_0 register (0x0100).

a) Set DBI_CTL_0[Command Type] (bit31) to 0 to set the reading command.

b) Set DBI_CTL_0[Output Data Sequence] (bit19) to select the MSB or LSB.

c) Set DBI_CTL_0[Transmit Mode] (bit15) to 0 to select the command path.

d) Set DBI_CTL_0[Output Data Format] (bit[14:12]) to 0.

e) Set DBI_CTL_0[DBI interface Select] (bit[10:8]) to select the DBI interface type.

f) The remaining values of the DBI_CTL_0 register remain the default value.

Step 4 Configure the DBI_CTL_1 register (0x0104).

a) Configure DBI_CTL_1[DCX_DATA] (bit22) to 0 to send the command.

b) Configure DBI_CTL_1[Read_MSB_First] (bit20) to select whether the first bit of the read data is the highest or lowest bit of data.

c) Configure DBI_CTL_1[Read Data Number of Bytes] to set the byte number to be read.

d) Configure DBI_CTL_1[Read Command Dummy Cycles] to set the dummy cycle between the read command and the read data. When the dummy cycle is complete, the data starts to be sampled.

Step 5 DMA Path: Configure the SPI_FCR register (0x0018).

a) Set SPI_FCR[RF_DRQ_EN] (bit8) to 1 to enable RXFIFO DMA.

b) Set SPI_FCR[RX_TRIG_LEVEL] (bit[7:0]) to 32, which indicates the controller requests receiving data from DMA if the data of the RX FIFO is greater than 64.

CPU Path: Read data in RX FIFO from the 0x0300 address.

Step 6 Set SPI_GCR[DBI_EN] (bit4) to 1 to start transmitting command.

Step 7 Wait until DBI_INT[RD_DONE_INT] is 1. It indicates that the data is read completely.

15.9.6 Register List

Module Name	Base Address
SPI1	0x04026000

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
SPI_GCR	0x0004	SPI Global Control Register
SPI_TCR	0x0008	SPI Transfer Control Register
SPI_IER	0x0010	SPI Interrupt Control Register
SPI_ISR	0x0014	SPI Interrupt Status Register
SPI_FCR	0x0018	SPI FIFO Control Register
SPI_FSR	0x001C	SPI FIFO Status Register
SPI_WCR	0x0020	SPI Wait Clock Counter Register
SPI_MBC	0x0030	SPI Master Burst Counter Register
SPI_MTC	0x0034	SPI Master Transmit Counter Register
SPI_BCC	0x0038	SPI Master Burst Control Counter Register
SPI_BATCR	0x0040	SPI Bit-Aligned Transfer Configure Register
SPI_BA_CCR	0x0044	SPI Bit-Aligned CLOCK Configuration Register
SPI_TBR	0x0048	SPI TX Bit Register
SPI_RBR	0x004C	SPI RX Bit Register
SPI_NDMA_MODE_CTL	0x0088	SPI Normal DMA Mode Control Register
DBI_CTL_0	0x0100	DBI Control Register 0
DBI_CTL_1	0x0104	DBI Control Register 1
DBI_CTL_2	0x0108	DBI Control Register 2
DBI_TIMER	0x010C	DBI Timer Control Register
DBI_VIDEO_SIZE	0x0110	DBI Video Size Register
DBI_INT	0x0120	DBI Interrupt Register
DBI_DEBUG_0	0x0124	DBI Debug Register 0
DBI_DEBUG_1	0x0128	DBI Debug Register 1
SPI_TXD	0x0200	SPI TX Data Register
SPI_RXD	0x0300	SPI RX Data Register
SPI_BSR	0x0400	SPI BUF Status Register

15.9.7 Register Description

15.9.7.1 0x0004 SPI Global Control Register (Default Value: 0x0000_0080)

Offset: 0x0004			Register Name: SPI_GCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	SRST Soft reset Write '1' to this bit will clear the SPI controller, and auto clear to '0' when reset operation completes Write '0' has no effect.
30:8	/	/	/

Draft Version

Offset: 0x0004			Register Name: SPI_GCR
Bit	Read/Write	Default/Hex	Description
7	R/W	0x1	TP_EN Transmit Pause Enable In master mode, it is used to control transmit state machine to stop smart burst sending when RX FIFO is full. 1: Stop transmitting data when RXFIFO is full. 0: Normal operation, ignore RXFIFO status. Note: When XCH=1, do not write this bit.
6:5	/	/	/
4	R/W	0x0	DBI_EN DBI Module Enable Control 0: Disable 1: Enable
3	R/W	0x0	SPI_DBI_MODE_SEL SPI_DBI Working Mode Select 0: SPI MODE 1: DBI MODE
2	R/W	0x0	MODE_SELEC Sample Timing Mode Select 0: Old mode of Sample Timing 1: New mode of Sample Timing Note: When XCH=1, do not write this bit.
1	R/W	0x0	MODE SPI Function Mode Select 0: Slave Mode 1: Master Mode Note: When XCH=1, do not write this bit.
0	R/W	0x0	EN SPI Module Enable Control 0: Disable 1: Enable Note: After transforming from bit_mode to byte_mode, the SPI Module must be enabled again.

15.9.7.2 0x0008 SPI Transfer Control Register (Default Value: 0x0000_0087)

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	XCH Exchange Burst In master mode it is used to start SPI burst 0: Idle 1: Initiates exchange. Write “1” to this bit will start the SPI burst, and will auto clear after finishing the bursts transfer specified by BC. Write “1” to SRST will also clear this bit. Write ‘0’ to this bit has no effect. Note: When XCH=1, do not write this bit.
30:16	/	/	/
15	R/W	0x0	SDC1 Master Sample Data Control register1 Set this bit to ‘1’ to make the internal read sample point with a delay of half cycle of SPI_CLK. It is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK propagating between master and slave. 0: Normal operation, do not delay internal read sample point 1: Delay internal read sample point Note: When XCH=1, do not write this bit.
14	R/W	0x0	SDDM Sending Data Delay Mode 0: Normal sending 1: Delay sending Set the bit to"1" to make the data that should be sent with a delay of half cycle of SPI_CLK in dual IO mode for SPI mode 0.
13	R/W	0x0	SDM Master Sample Data Mode 1: Normal Sample Mode 0: Delay Sample Mode In Normal Sample Mode, SPI master samples the data at the correct edge for each SPI mode; In Delay Sample Mode, SPI master samples data at the edge that is half cycle delayed by the correct edge defined in respective SPI mode.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
12	R/W	0x0	FBS First Transmit Bit Select 0: MSB first 1: LSB first Note: When XCH=1, do not write this bit.
11	R/W	0x0	SDC Master Sample Data Control Set this bit to '1' to make the internal read sample point with a delay of half cycle of SPI_CLK. It is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK propagating between master and slave. 0: Normal operation, do not delay internal read sample point 1: Delay internal read sample point Note: When XCH=1, do not write this bit.
10	R/W	0x0	RPSM Rapids mode select Select Rapids mode for high speed write. 0: Normal write mode 1: Rapids write mode Note: When XCH=1, do not write this bit.
9	R/W	0x0	DDB Dummy Burst Type 0: The bit value of dummy SPI burst is zero 1: The bit value of dummy SPI burst is one Note: When XCH=1, do not write this bit.
8	R/W	0x0	DHB Discard Hash Burst In master mode it controls whether discarding unused SPI bursts 0: Receiving all SPI bursts in BC period 1: Discard unused SPI bursts, only fetching the SPI bursts during dummy burst period. The bursts number is specified by TC. Note: When XCH=1, do not write this bit.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
7	R/W	0x1	SS_LEVEL When control CS signal manually (SPI_CTRL_REG.SS_CTRL==1), set this bit to '1' or '0' to control the level of CS signal. 0: Set CS to low 1: Set CS to high Note: When XCH=1, do not write this bit.
6	R/W	0x0	SS_OWNER CS Output Owner Select Usually, controller sends CS signal automatically with data together. When this bit is set to 1, software must manually write SPI_CTL_REG.SS_LEVEL to 1 or 0 to control the level of CS signal. 0: SPI controller 1: Software Note: When XCH=1, do not write this bit.
5:4	R/W	0x0	SS_SEL SPI Chip Select Select one of four external SPI Master/Slave Devices 00: SPI_CS0 will be asserted 01: SPI_CS1 will be asserted (not used) 10: SPI_CS2 will be asserted (not used) 11: SPI_CS3 will be asserted (not used) Note: When XCH=1, do not write this bit.
3	R/W	0x0	SSCTL In master mode, this bit selects the output wave form for the SPI_CSx signal. Only valid when SS_OWNER = 0. 0: SPI_CSx remains asserted between SPI bursts 1: Negate SPI_CSx between SPI bursts Note: When XCH=1, do not write this bit.
2	R/W	0x1	SPOL SPI Chip Select Signal Polarity Control 0: Active high polarity (0 = Idle) 1: Active low polarity (1 = Idle) Note: When XCH=1, do not write this bit.

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
1	R/W	0x1	CPOL SPI Clock Polarity Control 0: Active high polarity (0 = Idle) 1: Active low polarity (1 = Idle) Note: When XCH=1, do not write this bit.
0	R/W	0x1	CPHA SPI Clock/Data Phase Control 0: Phase 0 (Leading edge for sample data) 1: Phase 1 (Leading edge for setup data) Note: When XCH=1, do not write this bit.

15.9.7.3 0x0010 SPI Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: SPI_IER
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
13	R/W	0x0	SS_INT_EN SSI Interrupt Enable Chip Select Signal (CSx) from valid state to invalid state 0: Disable 1: Enable
12	R/W	0x0	TC_INT_EN Transfer Completed Interrupt Enable 0: Disable 1: Enable
11	R/W	0x0	TF_UDR_INT_EN TXFIFO under run Interrupt Enable 0: Disable 1: Enable
10	R/W	0x0	TF_OVF_INT_EN TX FIFO Overflow Interrupt Enable 0: Disable 1: Enable
9	R/W	0x0	RF_UDR_INT_EN RXFIFO under run Interrupt Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: SPI_IER
Bit	Read/Write	Default/Hex	Description
8	R/W	0x0	RF_OVF_INT_EN RX FIFO Overflow Interrupt Enable 0: Disable 1: Enable
7	/	/	/
6	R/W	0x0	TF_FUL_INT_EN TX FIFO Full Interrupt Enable 0: Disable 1: Enable
5	R/W	0x0	TX_EMP_INT_EN TX FIFO Empty Interrupt Enable 0: Disable 1: Enable
4	R/W	0x0	TX_ERQ_INT_EN TX FIFO Empty Request Interrupt Enable 0: Disable 1: Enable
3	/	/	/
2	R/W	0x0	RF_FUL_INT_EN RX Full Interrupt Enable 0: Disable 1: Enable
1	R/W	0x0	RX_EMP_INT_EN RX Empty Interrupt Enable 0: Disable 1: Enable
0	R/W	0x0	RF_RDY_INT_EN RX Ready Request Interrupt Enable 0: Disable 1: Enable

15.9.7.4 0x0014 SPI Interrupt Status Register (Default Value: 0x0000_0032)

Offset: 0x0014			Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
13	R/W1C	0x0	SSI CS Invalid Interrupt When SSI is 1, it indicates that CS has changed from valid state to invalid state. Writing 1 to this bit clears it.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description
12	R/W1C	0x0	TC Transfer Completed In master mode, it indicates that all bursts specified by BC has been exchanged. In other condition, When set, this bit indicates that all the data in TXFIFO has been loaded in the Shift register, and the Shift register has shifted out all the bits. Writing 1 to this bit clears it. 0: Busy 1: Transfer Completed
11	R/W1C	0x0	TF_UDF TXFIFO under run This bit is set when if the TXFIFO is underrun. Writing 1 to this bit clears it. 0: TXFIFO is not underrun 1: TXFIFO is underrun
10	R/W1C	0x0	TF_OVF TXFIFO Overflow This bit is set when if the TXFIFO is overflow. Writing 1 to this bit clears it. 0: TXFIFO is not overflow 1: TXFIFO is overflowed
9	R/W1C	0x0	RX_UDF RXFIFO Underrun When set, this bit indicates that RXFIFO has underrun. Writing 1 to this bit clears it.
8	R/W1C	0x0	RX_OVF RXFIFO Overflow When set, this bit indicates that RXFIFO has overflowed. Writing 1 to this bit clears it. 0: RXFIFO is available. 1: RXFIFO has overflowed.
7	/	/	/
6	R/W1C	0x0	TX_FULL TXFIFO Full This bit is set when if the TXFIFO is full . Writing 1 to this bit clears it. 0: TXFIFO is not full 1: TXFIFO is Full

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description
5	R/W1C	0x1	TX_EMP TXFIFO Empty This bit is set if the TXFIFO is empty. Writing 1 to this bit clears it. 0: TXFIFO contains one or more words. 1: TXFIFO is empty
4	R/W1C	0x1	TX_READY TXFIFO Ready 0: TX_WL > TX_TRIG_LEVEL 1: TX_WL <= TX_TRIG_LEVEL This bit is set any time if TX_WL <= TX_TRIG_LEVEL. Writing "1" to this bit clears it. Where TX_WL is the water level of RXFIFO
3	/	/	/
2	R/W1C	0x0	RX_FULL RX Full This bit is set when the RX FIFO is full. Writing 1 to this bit clears it. 0: Not Full 1: Full
1	R/W1C	0x1	RX_EMP RX Empty This bit is set when the RX FIFO is empty. Writing 1 to this bit clears it. 0: Not empty 1: Empty
0	R/W1C	0x0	RX_RDY RX Ready 0: RX_WL <= RX_TRIG_LEVEL 1: RX_WL > RX_TRIG_LEVEL This bit is set any time if RX_WL > RX_TRIG_LEVEL. Writing "1" to this bit clears it. Where RX_WL is the water level of RX FIFO.

15.9.7.5 0x0018 SPI FIFO Control Register (Default Value: 0x0040_0001)

Offset: 0x0018			Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	TX_FIFO_RST TX FIFO Reset Write '1' to this bit will reset the control portion of the TX FIFO and auto clear to '0' when completing reset operation, write to '0' has no effect.
30	R/W	0x0	TF_TEST_ENB TX Test Mode Enable 0: Disable 1: Enable In normal mode, TX FIFO can only be read by SPI controller, write '1' to this bit will switch TX FIFO read and write function to AHB bus. This bit is used to test the TX FIFO, don't set in normal operation and don't set RF_TEST and TF_TEST at the same time.
29:25	/	/	/
24	R/W	0x0	TF_DRQ_EN TX FIFO DMA Request Enable 0: Disable 1: Enable
23:16	R/W	0x40	TX_TRIG_LEVEL TX FIFO Empty Request Trigger Level
15	R/WAC	0x0	RF_RST RXFIFO Reset Write '1' to this bit will reset the control portion of the receiver FIFO, and auto clear to '0' when completing reset operation, write '0' to this bit has no effect.
14	R/W	0x0	RF_TEST RX Test Mode Enable 0: Disable 1: Enable In normal mode, RX FIFO can only be written by SPI controller, write '1' to this bit will switch RX FIFO read and write function to AHB bus. This bit is used to test the RX FIFO, don't set in normal operation and don't set RF_TEST and TF_TEST at the same time.
13:9	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description
8	R/W	0x0	RF_DRQ_EN RX FIFO DMA Request Enable 0: Disable 1: Enable
7:0	R/W	0x1	RX_TRIG_LEVEL RX FIFO Ready Request Trigger Level

15.9.7.6 0x001C SPI FIFO Status Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: SPI_FSR
Bit	Read/Write	Default/Hex	Description
31	R	0x0	TB_WR TX FIFO Write Buffer Write Enable
30:28	R	0x0	TB_CNT TX FIFO Write Buffer Counter These bits indicate the number of words in TX FIFO Write Buffer
27:24	/	/	/
23:16	R	0x0	TF_CNT TX FIFO Counter These bits indicate the number of words in TX FIFO 0: 0 byte in TX FIFO 1: 1 byte in TX FIFO ... 64 64 bytes in TX FIFO other: Reserved
15	R	0x0	RB_WR RX FIFO Read Buffer Write Enable
14:12	R	0x0	RB_CNT RX FIFO Read Buffer Counter These bits indicate the number of words in RX FIFO Read Buffer
11:8	/	/	/

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x001C			Register Name: SPI_FSR
Bit	Read/Write	Default/Hex	Description
7:0	R	0x0	RF_CNT RX FIFO Counter These bits indicate the number of words in RX FIFO 0: 0 byte in RX FIFO 1: 1 byte in RX FIFO ... 64: 64 bytes in RX FIFO other: Reserved

15.9.7.7 0x0020 SPI Wait Clock Counter Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: SPI_WCR
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19:16	R/W	0x0	SWC Dual mode direction switch wait clock counter (for master mode only). 0: No wait states inserted n: n SPI_CLK wait states inserted These bits control the number of wait states to be inserted before start dual data transfer in dual SPI mode. The SPI module counts SPI_CLK by SWC for delaying next word data transfer. Note: When XCH=1, do not write this bit.
15:0	R/W	0x0	WCC Wait Clock Counter (In Master mode) These bits control the number of wait states to be inserted in data transfers. The SPI module counts SPI_CLK by WCC for delaying next word data transfer. 0: No wait states inserted N: N SPI_CLK wait states inserted Note: When XCH=1, do not write this bit.

15.9.7.8 0x0030 SPI Master Burst Counter Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: SPI_MBC
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: SPI_MBC
Bit	Read/Write	Default/Hex	Description
23:0	R/W	0x0	MBC Master Burst Counter In master mode, this field specifies the total burst number. 0: 0 burst 1: 1 burst ... N: N bursts Note: • When XCH=1, do not write this bit. • Total transfer data include the TXD, RXD and dummy burst.

15.9.7.9 0x0034 SPI Master Transmit Counter Register (Default Value: 0x0000_0000)

Offset: 0x0034			Register Name: SPI_MTC
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	R/W	0x0	MWTC Master Write Transmit Counter In master mode, this field specifies the burst number that should be sent to TXFIFO before automatically sending dummy burst. For saving bus bandwidth, the dummy burst (all zero bits or all one bits) is sent by SPI Controller automatically. 0: 0 burst 1: 1 burst ... N: N bursts Note: When XCH=1, do not write this bit.

15.9.7.10 0x0038 SPI Master Burst Control Counter Register (Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: SPI_BCC
Bit	Read/Write	Default/Hex	Description
31: 30	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0038			Register Name: SPI_BCC
Bit	Read/Write	Default/Hex	Description
29	R/W	0x0	Quad_EN Quad_Mode_EN 0: Quad mode disable 1: Quad mode enable Note: • When XCH=1, do not write this bit. • Quad mode includes Quad-Input and Quad-Output.
28	R/W	0x0	DRM Master Dual Mode RX Enable 0: RX use single-bit mode 1: RX use dual mode Note: • When XCH=1, do not write this bit. • It is only valid when Quad_Mode_EN=0.
27:24	R/W	0x0	DBC Master Dummy Burst Counter In master mode, this field specifies the burst number that should be sent before receive in dual SPI mode. The data is don't care by the device. 0: 0 burst 1: 1 burst ... N: N bursts Note: When XCH=1, do not write this bit.
23:0	R/W	0x0	STC Master Single Mode Transmit Counter In master mode, this field specifies the burst number that should be sent in single mode before automatically sending dummy burst. This is the first transmit counter in all bursts. 0: 0 burst 1: 1 burst ... N: N bursts Note: When XCH=1, do not write this bit.

15.9.7.11 0x0040 SPI Bit-Aligned Transfer Configure Register (Default Value: 0x0000_00A0)

Offset: 0x0040			Register Name: SPI_BATCR
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: SPI_BATCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	TCE Transfer Control Enable In master mode, it is used to start t1o transfer the serial bits frame, it is only valid when Work Mode Select==0x2/0x3. 0: Idle 1: Initiates transfer. Write "1" to this bit will start to transfer serial bits frame (the value comes from the SPI TX Bit Register or SPI RX Bit Register), and will auto clear after the bursts transfer completely. Write '0' to this bit has no effect.
30	R/W	0x0	MSMS Master Sample Standard 0: Standard Sample Mode 1: Delay Sample Mode In Standard Sample Mode, SPI master samples the data at the standard rising edge of CLK for each SPI mode. In Delay Sample Mode, SPI master samples data at the edge that is half cycle delayed by the standard rising edge of CLK defined in respective SPI mode.
29:26	/	/	/
25	R/W1C	0x0	TBC Transfer Bits Completed When set, this bit indicates that the last bit of the serial data frame in SPI TX Bit Register (or SPI RX Bit Register) has been transferred completely. Writing 1 to this bit clears it. 0: Busy 1: Transfer Completed Note: It is only valid when Work Mode Select=0x2/0x3.
24	R/W	0x0	TBC_INT_EN Transfer Bits Completed Interrupt Enable 0: Disable 1: Enable Note: It is only valid when Work Mode Select=0x2/0x3.
23:22	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: SPI_BATCR
Bit	Read/Write	Default/Hex	Description
21:16	R/W	0x00	RX_FEM_LEN Configure the length of serial data frame(burst) of RX 000000: 0bit 000001: 1bit ... 100000: 32bits Other values: Reserved Note: It is only valid when Work Mode Select=0x2/0x3, and cannot be written when TCE=1.
15:14	/	/	/
13:8	R/W	0x00	TX_FRM_LEN Configure the length of serial data frame(burst) of TX 000000: 0bit 000001: 1bit ... 100000: 32bits Other values: Reserved Note: It is only valid when Work Mode Select=0x2/0x3, and cannot be written when TCE=1.
7	R/W	0x1	SS_LEVEL When control CS signal manually, set this bit to '1' or '0' to control the level of CS signal. 0: Set CS to low 1: Set CS to high Note: It is only valid when Work Mode Select=0x2/0x3, and only work in Mode0, cannot be written when TCE=1.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: SPI_BATCR
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	SS_OWNER CS Output Owner Select Usually, controller sends CS signal automatically with data together. When this bit is set to 1, software must manually write SPI_CTL_REG.SS_LEVEL to 1 or 0 to control the level of CS signal. 0: SPI controller 1: Software Note: It is only valid when Work Mode Select=0x2/0x3, and only work in Mode0, cannot be written when TCE=1.
5	R/W	0x1	SPOL SPI Chip Select Signal Polarity Control 0: Active high polarity (0 = Idle) 1: Active low polarity (1 = Idle) Note: It is only valid when Work Mode Select=0x2/0x3, and only work in Mode0, cannot be written when TCE=1.
4	/	/	/
3:2	R/W	0x0	SS_SEL SPI Chip Select Select one of four external SPI Master/Slave Devices 00: SPI_CS0 will be asserted 01: SPI_CS1 will be asserted (not used) 10: SPI_CS2 will be asserted (not used) 11: SPI_CS3 will be asserted (not used) Note: It is only valid when Work Mode Select =0x2/0x3, and only work in Mode0, cannot be written when TCE=1.
1:0	R/W	0x0	WMS Work Mode Select 00: Data frame is byte aligned in Standard SPI, Dual-Output/Dual Input SPI, Dual IO SPI and Quad-Output/Quad-Input SPI. 01: Reserved 10: Data frame is bit aligned in 3-Wire SPI 11: Data frame is bit aligned in Standard SPI

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.9.7.12 0x0044 SPI Bit-Aligned CLOCK Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: SPI_BA_CCR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	CDR_N Clock Divide Rate (Master Mode Only) The SPI_CLK is determined according to the following equation: SPI_CLK = Source_CLK / (2*(CDR_N + 1)).

15.9.7.13 0x0048 SPI TX Bit Register (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: SPI_TBR
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	VTB The Value of the Transmit Bits This register is used to store the value of the transmitted serial data frame. In the process of transmission, the LSB is transmitted first. Note: This register is only valid when Work Mode Select=0x2/0x3.

15.9.7.14 0x004C SPI RX Bit Register (Default Value: 0x0000_0000)

Offset: 0x004C			Register Name: SPI_RBR
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	VRB The Value of the Receive Bits This register is used to store the value of the received serial data frame. In the process of transmission, the LSB is transmitted first. Note: This register is only valid when Work Mode Select=0x2/0x3.

15.9.7.15 0x0088 SPI Normal DMA Mode Control Register (Default Value: 0x0000_00E5)

Offset: 0x0088			Register Name: SPI_NDMA_MODE_CTL
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

Draft version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0088			Register Name: SPI_NDMA_MODE_CTL
Bit	Read/Write	Default/Hex	Description
7:6	R/W	0x3	SPI_ACT_M SPI NDMA Active Mode 00: DMA_ACTIVE is low 01: DMA_ACTIVE is high 10: DMA_ACTIVE is controlled by DMA_REQUEST(DRQ) 11: DMA_ACTIVE is controlled by controller
5	R/W	0x1	SPI_ACK_M SPI NDMA Acknowledge Mode 0: Active fall do not care ack 1: Active fall must after detect ack is high
4:0	R/W	0x05	SPI_DMA_WAIT The counts of hold cycles from DMA last signal high to DMA_ACTIVE high.

15.9.7.16 0x0100 DBI Control Register 0 (Default Value: 0x0010_0000)

Offset: 0x0100			Register Name: DBI_CTL_0
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CMDT Command Type 0: Write Command 1: Read Command
30:20	R/W	0x1	WCDC Write Command Dummy Cycles Controls dummy cycles between two write commands Range 1-255 Default Condition: There is a dbi_clk cycle between each command or parameter.
19	R/W	0x0	DAT_SEQ Output Data Sequence 0: MSB First 1: LSB First

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0100			Register Name: DBI_CTL_0
Bit	Read/Write	Default/Hex	Description
18:16	R/W	0x0	RGB_SEQ Output RGB Sequence 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR 110-111: Reserved
15	R/W	0x0	TRAN_MOD Transmit Mode 0: Command / Parameter 1: Video
14:12	R/W	0x0	DAT_FMT Output Data Format 000: RGB111 001: RGB444 010: RGB565 011: RGB666 100: RGB888 (only for 2 Data Lane Interface) 101-111: Reserved
11	/	/	/
10:8	R/W	0x0	DBI_INTF DBI Interface 000: 3 Line Interface I 001: 3 Line Interface II 010: 4 Line Interface I 011: 4 Line Interface II 100: 2 Data Lane Interface

Draft Version
ALLWINNER

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0100			Register Name: DBI_CTL_0
Bit	Read/Write	Default/Hex	Description
7:4	R/W	0x0	RGB_FMT RGB_Source_Format When Video Source_Type is RGB32 0000: RGB 0001: RBG 0010: GRB 0011: GBR 0100: BRG 0110: BGR Others: Reserved When Video Source_Type is RGB16 0: RGB 0001-0100: Reserved 0101: BGR 0110: GRBG_0: {G[5:3] R[4:0] B[4:0] G[2:0]} 0111: GBRG_0: {G[5:3] B[4:0] R[4:0] G[2:0]} 1000: GRBG_1: {G[2:0] R[4:0] B[4:0] G[5:3]} 1001: GBRG_1: {G[2:0] B[4:0] R[4:0] G[5:3]} Others: Reserved
3	R/W	0x0	DUM_VAL Dummy Cycle Value Output Value During Dummy Cycle
2	R/W	0x0	RGB_BO RGB Bit Order 0: Remain the sequence of RGB data 1: Swap the higher bit and the lower bit for each component of DRAM RGB
1	R/W	0x0	ELEMENT_A_POS Element A Position Only for RGB32 Data Format 0: A component is in the bit [31:24] of data source 1: A component is in the bit [7:0] of data source
0	R/W	0x0	VI_SRC_TYPE RGB Source Type 0: RGB32 1: RGB16

15.9.7.17 0x0104 DBI Control Register 1 (Default Value: 0x0000_0001)

Offset: 0x0104	Register Name: DBI_CTL_1

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	DBI_SOFT_TRG It is only available for software trigger mode. Write '1' to this bit will start DBI TX module and auto clear to '0' when completing start operation, write to '0' has no effect.
30:29	R/W	0x0	DBI_EN_MOD_SEL DBI Enable Mode Select 0: Always on mode 1: Software trigger mode 2: Timer trigger mode 3: Te trigger mode
28	/	/	/
27:26	R/W	0x0	RGB666_FMT 2 Data Lane RGB666 Format 00: Normal Format 01: Special Format for ILITEK 10: Special Format for New Vision
25	R/W	0x0	DBI_RXCLK_INV DBI rx clock inverse 0: Sample data by using the positive edge of the output clock 1: Sample data by using the negative edge of the output clock
24	R/W	0x0	DBI_CLKO_MOD DBI output clock mode 0: DBI clock always on(DCX Setup/hold equals one clock cycle) 1: DBI clock auto gating(DCX Setup/hold equals to a half clock cycle)
23	R/W	0x0	DBI_CLKO_INV DBI clock output inverse When the bit24 (DBI output clock mode) is 0. 0: The falling edge releases the CSX signal, and the falling edge releases data 1: The rising edge releases the CSX signal, and the rising edge releases data When the bit24 (DBI output clock mode) is 1. 0: The rising edge releases the CSX signal, and the falling edge releases data 1: The falling edge releases the CSX signal, and the rising edge releases data

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

22	R/W	0x0	DCX_DATA DCX Data Value 0: DCX Value equal to 0 1: DCX Value equal to 1
21	R/W	0x0	RGB 16 Data Source Select RGB 16 Data Source Select 0: Pixel1 is stored in the higher bit of address, and Pixel0 is stored in the lower bit of address 1: Pixel0 is stored in the higher bit of address, and Pixel1 is stored in the lower bit of address
20	R/W	0x0	RDAT_LSB Bit Order of Read Data 0: A reading data is the higher bit 1: A reading data is the lower bit
19:16	/	/	/
15:8	R/W	0x0	RCDC Read Command Dummy Cycles The dummy cycle between the read command and read data Reading 1-byte (8 bits) data has not dummy cycle.
7:0	R/W	0x1	RDBN Read Data Number of Bytes Sample Bytes data based on configuration.

15.9.7.18 0x0108 DBI Control Register 2 (Default Value: 0x0000_4000)

Offset: 0x0108			Register Name: DBI_CTL_2
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15	R/W	0x0	DBI_FIFO_DRQ_EN DBI FIFO DMA Request Enable 0: Disable 1: Enable
14:8	R/W	0x40	DBI_TRIG_LEVEL DBI FIFO Empty Request Trigger Level
7	/	/	/
6	R/W	0x0	DBI_SDI_OUT_SEL DBI SDI PIN Output Select The signal is used with the DBI SDI PIN Function Sel bit. 0: Output WRX (When DBI DCX PIN Function Sel = 0, the SDI pin outputs data) 1: Output DCX

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0108			Register Name: DBI_CTL_2
Bit	Read/Write	Default/Hex	Description
5	R/W	0x0	DBI_DCX_SEL DBI DCX PIN Function Sel 0: DBI DCX Function 1: WRX(2 Data Lane Interface)
4:3	R/W	0x0	DBI_SDI_SEL DBI SDI PIN Function sel 0: DBI_SDI (Interface II) , WRX(2 Data Lane Interface) 1: DBI_TE 2: DBI_DCX 3: Reserved
2	R/W	0x0	TE_DBC_SEL TE debounce function select 0: Debounce 1: No-debounce
1	R/W	0x0	TE_TRIG_SEL TE edge trigger select 0: TE rising edge 1: TE falling edge
0	R/W	0x0	TE_EN TE enable 0: TE Disable 1: TE Enable

15.9.7.19 0x010C DBI Timer Control Register (Default Value: 0x0000_0000)

Offset: 0x010C			Register Name: DBI_TIMER
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	DBI_TM_EN DBI Timer enable 0: Enable 1: Disable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x010C			Register Name: DBI_TIMER
Bit	Read/Write	Default/Hex	Description
30:0	R/W	0x0	DBI_TM_VAL DBI Timer Value It is used to set the time at which the interrupt of the DBI Timer is triggered. When the Timer_EN is 1, the timer starts to count (the counting clock is CLK). When the counter reaches the target value to trigger the Timer_INT of DBI, the data will start to be sent in serially. Note: Counting will stop when the data is being sent serially. The interval between two data transfers set by DBI Timer Value is called frame blanking.

15.9.7.20 0x0110 DBI Video Size Register (Default Value: 0x01E0_0140)

Offset: 0x0110			Register Name: DBI_VIDEO_SIZE
Bit	Read/Write	Default/Hex	Description
31:27	/	/	/
26:16	R/W	0x1e0	V_SIZE It is used to generate the Frame int.
15:11	/	/	/
10:0	R/W	0x140	H_SIZE It is used to generate the Line int.

15.9.7.21 0x0120 DBI Interrupt Register (Default Value: 0x0000_4000)

Offset: 0x0120			Register Name: DBI_INT
Bit	Read/Write	Default/Hex	Description
31:15	/	/	/
14	W1C	0x1	DBI_FIFO_EMPTY_INT DBI FIFO Empty Interrupt Status 0: DBI_FIFO is not empty 1: DBI_FIFO is empty
13	W1C	0x0	DBI_FIFO_FULL_INT DBI FIFO Full Interrupt Status 0: DBI_FIFO is not full. 1: DBI_FIFO is full.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0120			Register Name: DBI_INT
Bit	Read/Write	Default/Hex	Description
12	W1C	0x0	TIMER_INT It indicates that timer has been count clk cycles to the value of DBI_Timer Register[30:0] . Writing 1 to this bit clears it. 0: Timer hasn't been achieved objective 1: Timer has been achieved objective
11	W1C	0x0	RD_DONE_INT It indicates that the number of byte setting in DBI_Control Register 1 [19:8] has been read. Writing 1 to this bit clears it. 0: All of data hasn't been read. 1: All of data has been read.
10	W1C	0x0	TE_INT It indicates that TE signal has been changed. Writing 1 to this bit clears it. 0: TE signal isn't changed. 1: TE signal has been changed.
9	W1C	0x0	FRAM_DONE_INT It indicates that a frame video data has been send. Writing 1 to this bit clears it. 0: A frame of video has not been send. 1: A frame of video has been send.
8	W1C	0x0	LINE_DONE_INT It indicates that a line of video data has been send. Writing 1 to this bit clears it. 0: A line of video data has not been send 1: A line of video data has been send
7	/	/	/
6	R/W	0x0	DBI_FIFO_EMPTY_INT_EN DBI FIFO Empty Interrupt Enable 0: Disable 1: Enable
5	R/W	0x0	DBI_FIFO_FULL_INT_EN DBI FIFO Full Interrupt Enable 0: Disable 1: Enable
4	R/W	0x0	TIMER_INT_EN Timer Interrupt Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0120			Register Name: DBI_INT
Bit	Read/Write	Default/Hex	Description
3	R/W	0x0	RD_DONE_INT_EN Read Done Interrupt Enable 0: Disable 1: Enable
2	R/W	0x0	TE_INT_EN TE Interrupt Enable 0: Disable 1: Enable
1	R/W	0x0	FRAM_DONE_INT_EN Frame Done Interrupt Enable 0: Disable 1: Enable
0	R/W	0x0	LINE_DONE_INT_EN Line Done Interrupt Enable 0: Disable 1: Enable

15.9.7.22 0x0124 DBI Debug Register 0 (Default Value: 0x007F_0000)

Offset: 0x0124			Register Name: DBI_DEBUG_0
Bit	Read/Write	Default/Hex	Description
31:23	/	/	/
22:16	R	0x7F	DBI_FIFO_AVAIL DBI FIFO ROOM VALID 0-127 Words
15:13	/	/	/
12	R	0x0	TE_VAL TE input value 0: TE not Trigger 1: TE Trigger
11:8	R	0x0	DBI_RXCS FSM for DBI Receive RX_BS0 - RX_BS6 , Gray - Code
7:4	R	0x0	SH_CS FSM for shifter 0000-0011: SH0-SH11

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0124			Register Name: DBI_DEBUG_0
Bit	Read/Write	Default/Hex	Description
3:2	R	0x0	DBI_TXCS FSM for DBI Transmit 00: IDLE 01: SHIF 10: DUMY 11: READ
1:0	R	0x0	MEM_CS FSM for DBI Memory 00: IDLE_FRM 01: FRM_POS 10: FRM_RDY

15.9.7.23 0x0128 DBI Debug Register 1 (Default Value: 0x0000_0000)

Offset: 0x0128			Register Name: DBI_DEBUG_1
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:16	R	0x0	LCNT Line counter The number of pixel lines that are currently sent
15:12	/	/	/
11:0	R	0x0	CCNT Component counter The number of RGB components that are currently sent The field is equal to pixel_cnt *3.

15.9.7.24 0x0200 SPI TX Data Register (Default Value: 0x0000_0000)

Offset: 0x0200			Register Name: SPI_TXD
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0200			Register Name: SPI_TXD
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TDATA Transmit Data This register can be accessed in byte, half-word or word unit by AHB. In byte accessing method, if there are rooms in TXFIFO, one burst data is written to TXFIFO and the depth is increased by 1. In half-word accessing method, two SPI burst data are written and the TXFIFO depth is increased by 2. In word accessing method, four SPI burst data are written and the TXFIFO depth is increased by 4. Note: This address is writing-only if TF_TEST is '0', and if TF_TEST is set to '1', this address is readable and writable to test the TX FIFO through the AHB bus.

15.9.7.25 0x0300 SPI RX Data Register (Default Value: 0x0000_0000)

Offset: 0x0300			Register Name: SPI_RXD
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RDATA Receive Data This register can be accessed in byte, half-word or word unit by AHB. In byte accessing method, if there are data in RXFIFO, the top word is returned and the RXFIFO depth is decreased by 1. In half-word accessing method, two SPI bursts are returned and the RXFIFO depth is decrease by 2. In word accessing method, the four SPI bursts are returned and the RXFIFO depth is decreased by 4. Note: This address is read-only if RF_TEST is '0', and if RF_TEST is set to '1', this address is readable and writable to test the RX FIFO through the AHB bus.

15.9.7.26 0x0400 SPI BUF Status Register (Default Value: 0x0000_0000)

Offset: 0x0400			Register Name: SPI_BSR
Bit	Read/Write	Default/Hex	Description
31:27	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0400			Register Name: SPI_BSR
Bit	Read/Write	Default/Hex	Description
26:24	R	0x0	TX_SHIFT_BUFFER_CNT TX SHIFT Buffer Counter These bits indicate the number of bytes in TX Shift Buffer, which is after TX FIFO, and maximum depth is 4 level with 8 bits.
23:19	/	/	/
18:16	R	0x0	TB_CNT TX FIFO Write Buffer Counter These bits indicate the number of bytes in TX FIFO Write Buffer
15:8	/	/	/
7:0	R	0x0	RB_CNT RX FIFO Read Buffer Counter These bits indicate the number of bytes in RX FIFO Read Buffer

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.10 Two Wire Interface (TWI)

15.10.1 Overview

This Two Wire Interface (TWI) Controller is used to connect SoC on the 2-wire bus. It can support all the standard 2-wire bus transfer. Master mode and Slave mode are all supported. The TWI has the following features:

- Up to 4 TWI controllers (TWI0, TWI1, TWI2, TWI3)
- Compliant with I2C bus standard
- Support master mode or slave mode
- Supports 7-bit standard address and 10-bit extended address.
- Supports standard mode (100 kbit/s) and high-speed mode (400 kbit/s).
- Master mode features:
  - Supports the bus arbitration in the case of multiple master devices.
  - Supports clock synchronization and bit and byte waiting.
  - Supports packet transmission and DMA
- Salve mode features:
  - Interrupt on address detection
- The TWI controller includes one TWI engine and one TWI driver. And the TWI driver supports packet transmission and DMA mode when TWI works in master mode

15.10.2 Block Diagram

The following figure shows the block diagram of TWI.

Figure 15-64 TWI Block Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

TWI contains the following sub-blocks:

Table 15-35 TWI Sub-blocks

Sub-block	Description
RESET	Module reset signal
INT	Module output interrupt signal
CFG_REG	Module configuration register in TWI
PE	Packet encoding/decoding
CCU	Module clock controller unit
SEND_FIFO	The register address bytes and the written data bytes are buffered in SEND_FIFO
RECV_FIFO	The read data bytes are buffered in RECV_FIFO

The controller includes TWI engine and TWI driver. Each time the TWI engine sends a START signal, a STOP signal, or a BYTE data, or a corresponding ACK, the TWI engine will generate an interrupt, and wait for the CPU to process and clear the interrupt before the next START, STOP, or BYTE, ACK transmission can be performed. Therefore, when a device communication is completed, many interrupts will be generated, and the CPU needs to wait for the previous interrupt before it can configure the next one. The TWI driver defines each communication with the device as a packet transmission. The CPU can directly configure the slave address, register address and data transmission for one or more package transmissions without waiting for interruption, then start the TWI driver, and the TWI driver can control the TWI engine to complete a pre-configured communication, and report an interrupt to the CPU after completion.

15.10.3 External Signals

The following table describes the external signals of the TWI. The TWIn-SCK and TWIn-SDA are bidirectional I/O, when the TWI is configured as a master device, the TWIn-SCK is an output pin; when the TWI is configured as a slave device, the TWIn-SCK is an input pin.

Table 15-36 TWI External Signals

Signal Name	Description	Type
TWI0-SCK	TWI0 Serial Clock Signal	I/O
TWI0-SDA	TWI0 Serial Data Signal	I/O
TWI1-SCK	TWI1 Serial Clock Signal	I/O
TWI1-SDA	TWI1 Serial Data Signal	I/O
TWI2-SCK	TWI2 Serial Clock Signal	I/O
TWI2-SDA	TWI2 Serial Data Signal	I/O
TWI3-SCK	TWI3 Serial Clock Signal	I/O
TWI3-SDA	TWI3 Serial Data Signal	I/O

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.10.4 Functional Description

15.10.4.1 TWI Engine Master and Slave Mode in TWI Engine

There are four operation modes on the TWI bus which dictates the communications method. They are Master Transmit, Master Receive, Slave Transmit and Slave Receive. In general, CPU host controls TWI Engine by writing commands and data to its registers. TWI Engine transmits an interrupt to CPU when each time a byte transfer is done or a START/STOP conditions is detected. The CPU host can also poll the status register for current status if the interrupt mechanism is not disabled by the CPU host.

When the CPU host wants to start a bus transfer, it initiates a bus START to enter the master mode by setting IM_STA bit in the 2WIRE_CNTR register to high (before it must be low). The TWI Engine will assert INT line and INT_FLAG to indicate a completion for the START condition and each consequent byte transfer. At each interrupt, the micro-processor needs to check the 2WIRE_STAT register for current status. A transfer has to be concluded with STOP condition by setting M_STP bit high.

In Slave Mode, the TWI Engine also constantly samples the bus and look for its own slave address during addressing cycles. Once a match is found, it is addressed and interrupt the CPU host with the corresponding status. Upon request, the CPU host should read the status, read/write 2WIRE_DATA data register, and set the 2WIRE_CNTR control register. After each byte transfer, a slave device always halt the operation of remote master by holding the next low pulse on SCL line until the microprocessor responds to the status of previous byte transfer or START condition.

The following figures describes the write/reading timing in 7-bit standard addressing mode.

Figure 15-65 Write Timing in 7-bit Standard Addressing Mode



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-66 Read Timing in 7-bit Standard Addressing Mode



The following figures describe the write/read timing in 10-bit extended address mode.

Figure 15-67 Write Timing in 10-bit Extended Addressing Mode



Figure 15-68 Read Timing in 10-bit Extended Addressing Mode



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.10.4.2 Write/Read Packet Transmission in TWI Driver

The TWI driver is only supported for master mode. When the TWI works in master mode, the TWI driver drives the TWI engine for one or more packet transmission instead of the CPU host. Packet transmission is defined in the following figures. The register address bytes and the written data bytes are buffered in SEND_FIFO, the read data bytes are buffered in RECV_FIFO.

Figure 15-69 TWI Driver Write Packet Transmission



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-70 TWI Driver Read Packet Transmission



15.10.4.3 Programming State Diagram

Figure 15-71 shows the TWI programming state diagram. For the value between two states, see the TWI_STAT register.

M_SEND_S: master sends START signal;

M_SEND_ADDR: master sends slave address;

Draft Version

M_SEND_XADD: master sends slave extended address;

M_SEND_SR: master repeated start;

M_SEND_DATA: master sends data;

M_SEND_P: master sends STOP signal;

M_RECV_DATA: master receives data;

ARB_LOST: Arbitration lost;

C_IDLE: Idle.

Figure 15-71 TWI Programming State Diagram



Draft Version

15.10.5 Programming Guidelines

The TWI controller operates in an 8-bit data format. The data on the TWI_SDA line is always 8 bits long. At first, the TWI controller sends a start condition. When in the addressing formats of 7-bit, the TWI sends out an 8-bit message which includes 7 MSB slave address and 1 LSB read/write flag. The least significant of the salve address indicates the direction of transmission. When the TWI works in 10-bit slave address mode, the operation will be divided into two steps, for details on the operation, refer to register description in Section 15.10.7.1 and 15.10.7.2.

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.10.5.1 TWI Engine Initialization

Follow the steps below to initialize the TWI engine.

Step 1 Configure the corresponding GPIO multiplex function as TWI mode.

Step 2 For TWIn, set TWI_BGR_REG[TWIn_GATING] in CCU module to 0 to close TWIn clock.

Step 3 For TWIn, set TWI_BGR_REG[TWIn_RST] in CCU module to 0, then set to 1 to reset TWIn.

Step 4 For TWIn, set TWI_BGR_REG[TWIn_GATING] in CCU module to 1 to open TWIn clock.

Step 5 Configure TWI_CCR[CLK_M] and TWI_CCR[CLK_N] to get the needed rate (The clock source of TWI is from APB1).

Step 6 Configure TWI_CNTR[BUS_EN] and TWI_CNTR[A_ACK]. When using interrupt mode, set TWI_CNTR[INT_EN] to 1, and register the system interrupt through GIC module. In slave mode, configure TWI_ADDR and TWI_XADDR registers to finish TWI initialization configuration.

15.10.5.2 Writing Data Operation in TWI Engine

Follow the steps below to write data to the device.

Step 1 Clear TWI_EFR register, and configure TWI_CNTR[M_STA] to 1 to transmit the START signal.

Step 2 After the START signal is transmitted, the first interrupt is triggered, then write device ID to TWI_DATA (For a 10-bit device ID, firstly write the first byte ID, secondly write the second byte ID in the next interrupt).

Step 3 The Interrupt is triggered again after device ID transmission completes, write device data address to be read to TWI_DATA (For a 16-bit address, firstly write the first-byte address, secondly write the second-byte address).

Step 4 Interrupt is triggered after data address transmission completes, write data to be transmitted to TWI_DATA (For consecutive write data operation, every byte transmission completion triggers interrupt, during interrupt write the next byte data to TWI_DATA).

Step 5 After transmission completes, write TWI_CNTR[M_STP] to 1 to transmit the STOP signal and end this write-operation.

15.10.5.3 Reading Data Operation in TWI Engine

Follow the steps below to read data from the device.

Step 1 Clear TWI_EFR register, and set TWI_CNTR[A_ACK] to 1, and configure TWI_CNTR[M_STA] to 1 to transmit the START signal.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 2 After the START signal is transmitted, the first interrupt is triggered, then write device ID to TWI_DATA (For a 10-bit device ID, firstly write the first-byte ID, secondly write the second-byte ID in the next interrupt).

Step 3 The Interrupt is triggered again after device ID transmission completes, write device data address to be read to TWI_DATA (For a 16-bit address, firstly write the first-byte address, secondly write the second-byte address).

Step 4 The Interrupt is triggered after data address transmission completes, write TWI_CNTR[M_STA] to 1 to transmit new START signal, and after interrupt triggers, write device ID to TWI_DATA to start read-operation.

Step 5 After device address transmission completes, each receive completion will trigger an interrupt, in turn, read TWI_DATA to get data. When receiving the previous interrupt of the last byte data, clear [A_ACK] to stop acknowledge signal of the last byte.

Step 6 Write TWI_CNTR[M_STP] to 1 to transmit the STOP signal and end this read-operation.

15.10.5.4 TWI Driver Initialization

Follow the steps below to initialize the TWI driver.

Step 1 Configure corresponding GPIO multiplex function as TWI mode.

Step 2 For TWIn, set TWIn_BGR_REG [TWIn_GATING] in CCU module to 0 to close TWIn clock.

Step 3 For TWIn, set TWIn_BGR_REG [TWIn_RST] in CCU module to 0, then set to 1 to reset TWIn.

Step 4 For TWIn, set TWIn_BGR_REG [TWIn_GATING] in CCU module to 1 to open TWIn clock.

Step 5 Set TWI_DRV_CTRL [TWI_DRV_EN] to 1 to enable the TWI driver.

Step 6 Configure TWI_DRV_BUS_CTRL[CLK_M] and TWI_DRV_BUS_CTRL[CLK_N] to get the needed rate (The clock source of TWI is from APB1).

Step 7 Set TWI_DRV_CTRL[RESTART_MODE] to 0 and [READ_TRAN_MODE] to 1, and set TWI_DRV_INT_CTRL[TRAN_COM_INT_EN] to 1.

Step 8 When using DMA for data transmission, set TWI_DRV_DMA_CFG[DMA_RX_EN] and TWI_DRV_DMA_CFG[DMA_TX_EN] to 1, and configure TWI_DRV_DMA_CFG[RX_TRIG] and TWI_DRV_DMA_CFG[TX_TRIG] to set the thresholds of RXFIFO and TXFIFO.

15.10.5.5 Writing Packet Transmission for TWI Driver

Follow the steps below to write package to the device.

Step 1 Configure TWI_DRV_SLV[SLV_ID] to set the device ID, and configure TWI_DRV_SLV[CMD] to 0 to set the write operation.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 2 Configure TWI_DRV_FMT[ADDR_BYTE] according to the address width of the device register, and TWI_DRV_FMT[DATA_BYTE] according to the written data count in a packet.

Step 3 Configure TWI_DRV_CFG[PACKET_CNT] to set the written packet number.

Step 4 Configure DMA channel, including TWI TXFIFO, device register address, and the written data.

Step 5 Set [START_TRAN] to 1 to start TWI Driver transmission.

Step 6 When TWI driver transmission completes, the interrupt is triggered, it indicates that the write packet transmission ends.

15.10.5.6 Reading Packet Transmission for TWI Driver

To read package from the device, perform the following steps:

Step 1 Configure TWI_DRV_SLV[SLV_ID] to set the device ID, and configure TWI_DRV_SLV[CMD] to 1 to set the read operation.

Step 2 Configure TWI_DRV_FMT[ADDR_BYTE] according to the address width of the device register, and TWI_DRV_FMT[DATA_BYTE] according to the read data count in a packet.

Step 3 Configure TWI_DRV_CFG[PACKET_CNT] to set the read packet number.

Step 4 Configure DMA channel, including TWI TXFIFO, TWI RXFIFO, device register address and the read data.

Step 5 Set TWI_DRV_CTRL [START_TRAN] to 1 to start TWI Driver transmission.

Step 6 When TWI driver transmission completes, the interrupt is triggered, it indicates that the read packet transmission ends.

15.10.6 Register List

Module Name	Base Address	Comments
TWI0	0x02502000	
TWI1	0x02502400	TWI1 register is the same with TWI0.
TWI2	0x02502800	TWI2 register is the same with TWI0.
TWI3	0x02502C00	TWI3 register is the same with TWI0.

Register Name	Offset	Description
TWI_ADDR	0x0000	TWI Slave Address Register
TWI_XADDR	0x0004	TWI Extend Address Register
TWI_DATA	0x0008	TWI Data Register
TWI_CNTR	0x000C	TWI Control Register

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
TWI_STAT	0x0010	TWI Status Register
TWI_CCR	0x0014	TWI Clock Register
TWI_SRST	0x0018	TWI Soft Reset Register
TWI_EFR	0x001C	TWI Enhance Feature Register
TWI_LCR	0x0020	TWI Line Control Register
TWI_DRV_CTRL	0x0200	TWI_DRV Control Register
TWI_DRV_CFG	0x0204	TWI_DRV Transmission Configuration Register
TWI_DRV_SLV	0x0208	TWI_DRV Slave ID Register
TWI_DRV_FMT	0x020C	TWI_DRV Packet Format Register
TWI_DRV_BUS_CTRL	0x0210	TWI_DRV Bus Control Register
TWI_DRV_INT_CTRL	0x0214	TWI_DRV Interrupt Control Register
TWI_DRV_DMA_CFG	0x0218	TWI_DRV DMA Configure Register
TWI_DRV_FIFO_CON	0x021C	TWI_DRV FIFO Content Register
TWI_DRV_SEND_FIFO_ACC	0x0300	TWI_DRV Send Data FIFO Access Register
TWI_DRV_RECV_FIFO_ACC	0x0304	TWI_DRV Receive Data FIFO Access Register

15.10.7 Register Description

15.10.7.1 0x0000 TWI Slave Address Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: TWI_ADDR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:1	R/W	0x0	SLA Slave Address For 7-bit addressing, the bit[7:1] indicates: SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0 For 10-bit addressing, the bit[7:1] indicates: 1, 1, 1, 1, 0, SLAX[9:8]
0	R/W	0x0	GCE General Call Address Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

NOTE

For 7-bit addressing:

SLA6 (b)SLA0 is the 7-bit address of the TWI in slave mode. When the TWI receives this address after a START condition, it will generate an interrupt and enter slave mode. (SLA6 corresponds to the first bit received from the TWI bus.) If GCE is set to 1 , the TWI will also recognize the general call address (00h).

For 10-bit addressing:

When the address received starts with b 11110, the TWI recognizes b 11110 as the first part of a 10-bit address and if the next two bits match ADDR[2:1] (For example, SLAX9 and SLAX8 for the extended address of the device), it sends an ACK. (The device does not generate an interrupt at this point.) If the next byte of the address matches the XADDR register (SLAX7 (b)SLAX0), the TWI generates an interrupt and goes into slave mode.

15.10.7.2 0x0004 TWI Extend Address Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: TWI_XADDR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	SLAX Extend Slave Address SLAX[7:0]

15.10.7.3 0x0008 TWI Data Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: TWI_DATA
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	TWI_DATA Data byte transmitted or received

15.10.7.4 0x000C TWI Control Register (Default Value: 0x0000_0000)

Offset: 0x000C			Register Name: TWI_CNTR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	INT_EN Interrupt Enable 0: The interrupt line always low 1: The interrupt line will go high when INT_FLAG is set.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: TWI_CNTR
Bit	Read/Write	Default/Hex	Description
6	R/W	0x0	BUS_EN TWI Bus Enable 0: The TWI bus SDA/SCL is ignored and the TWI controller will not respond to any address on the bus. 1: The TWI will respond to call to its slave address (b) and to the general call address if the GCE bit in the ADDR register is set. Note: In master operation mode, this bit should be set to '1'.
5	R/WAC	0x0	M_STA Master Mode Start When the M_STA is set to '1', the TWI controller enters master mode and will transmit a START condition on the bus when the bus is free. If the M_STA bit is set to '1' when the TWI controller is already in master mode and one or more bytes have been transmitted, then a repeated START condition will be sent. If the M_STA bit is set to '1' when the TWI is accessed in slave mode, the TWI will complete the data transfer in slave mode then enter master mode when the bus has been released. The M_STA bit is cleared automatically after a START condition has been sent. Writing a '0' to this bit has no effect.
4	R/WAC	0x0	M_STP Master Mode Stop If the M_STP is set to '1' in master mode, a STOP condition is transmitted on the TWI bus. If the M_STP bit is set to '1' in slave mode, the TWI will indicate if a STOP condition has been received, but no STOP condition will be transmitted on the TWI bus. If both M_STA and M_STP bits are set, the TWI will first transmit the STOP condition (if in master mode), then transmit the START condition. The M_STP bit is cleared automatically. Writing a 0 to this bit has no effect.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x000C			Register Name: TWI_CNTR
Bit	Read/Write	Default/Hex	Description
3	R/W1C	0x0	INT_FLAG Interrupt Flag The INT_FLAG is automatically set to '1' when any of the 28 (out of the possible 29) states is entered (see 'STAT Register' below). The state that does not set INT_FLAG is state F8h. If the INT_EN bit is set, the interrupt line goes high when INT_FLAG is set to '1'. If the TWI is operating in slave mode, the data transfer is suspended when INT_FLAG is set and the low period of the TWI bus clock line (SCL) is stretched until '1' is written to INT_FLAG. The TWI clock line is then released and the interrupt line goes low.
2	R/W	0x0	A_ACK Assert Acknowledge When A_ACK is set to '1', an Acknowledge (low level on SDA) will be sent during the acknowledge clock pulse on the TWI bus if: (1). Either the whole of a matching 7-bit slave address or the first or the second byte of a matching 10-bit slave address has been received. (2). The general call address has been received and the GCE bit in the ADDR register is set to '1'. (3). A data byte has been received in master or slave mode. When A_ACK is '0', a Not Acknowledge (high level on SDA) will be sent when a data byte is received in master or slave mode. If A_ACK is cleared to '0' in slave transmitter mode, the byte in the DATA register is assumed to be the last byte . After this byte has been transmitted, the TWI will enter state C8h then return to the idle state (status code F8h) when INT_FLAG is cleared. The TWI will not respond as a slave unless A_ACK is set.
1	/	/	/
0	R/W	0x0	CLK_COUNT_MODE 0: scl clock high period count on oscl 1: scl clock high period count on iscl

15.10.7.5 0x0010 TWI Status Register (Default Value: 0x0000_00F8)

Offset: 0x0010	Register Name: TWI_STAT

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R	0xF8	STA Status Information Byte Code Status 0x00: Bus error 0x08: START condition transmitted 0x10: Repeated START condition transmitted 0x18: Address + Write bit transmitted, ACK received 0x20: Address + Write bit transmitted, ACK not received 0x28: Data byte transmitted in master mode, ACK received 0x30: Data byte transmitted in master mode, ACK not received 0x38: Arbitration lost in address or data byte 0x40: Address + Read bit transmitted, ACK received 0x48: Address + Read bit transmitted, ACK not received 0x50: Data byte received in master mode, ACK transmitted 0x58: Data byte received in master mode, not ACK transmitted 0x60: Slave address + Write bit received, ACK transmitted 0x68: Arbitration lost in the address as master, slave address + Write bit received, ACK transmitted 0x70: General Call address received, ACK transmitted 0x78: Arbitration lost in the address as master, General Call address received, ACK transmitted 0x80: Data byte received after slave address received, ACK transmitted 0x88: Data byte received after slave address received, not ACK transmitted 0x90: Data byte received after General Call received, ACK transmitted 0x98: Data byte received after General Call received, not ACK transmitted 0xA0: STOP or repeated START condition received in slave mode 0xA8: Slave address + Read bit received, ACK transmitted 0xB0: Arbitration lost in the address as master, slave address + Read bit received, ACK transmitted

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

			0xB8: Data byte transmitted in slave mode, ACK received 0xC0: Data byte transmitted in slave mode, ACK not received 0xC8: The Last byte transmitted in slave mode, ACK received 0xD0: Second Address byte + Write bit transmitted, ACK received 0xD8: Second Address byte + Write bit transmitted, ACK not received 0xF8: No relevant status information, INT_FLAG=0 Others: Reserved

15.10.7.6 0x0014 TWI Clock Register (Default Value: 0x0000_0080)

Offset: 0x0014			Register Name: TWI_CCR
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8	R/W	0x0	CLK_DUTY_30_EN Enabling duty cycle 30% of Clock as Master 0: Bit [7] takes effect 1: 30% Configure the duty cycle as 30% when the rate is 400 kbit/s
7	R/W	0x1	CLK_DUTY Setting duty cycle of clock as master 0: 50% 1: 40% Configure the duty cycle as 50% when the rate is 100 kbit/s
6:3	R/W	0x0	CLK_M The TWI SCL output frequency, in master mode, is F1/10: F1 = F0/(CLK_M + 1) Fscl = F1/10 = Fin/(2^CLK_N * (CLK_M + 1)*10) Specially, Fscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due to the delay of SCL sample debounce.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0014			Register Name: TWI_CCR
Bit	Read/Write	Default/Hex	Description
2:0	R/W	0x0	CLK_N The TWI bus is sampled by the TWI at the frequency defined by F0: Fsamp = F0 = Fin/2^CLK_N The TWI SCL output frequency, in master mode, is F1/10: F1 = F0/(CLK_M + 1) Fscl = F1/10 = Fin/(2^CLK_N * (CLK_M + 1)*10) Specially, Fscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due to the delay of SCL sample debounce. For Example: Fin = 24 MHz (APB clock input) For 400 kHz full speed 2-wire, CLK_N = 1, CLK_M = 2 F0 = 24 MHz/2^1 = 12 MHz, F1 = F0/(10*(2+1)) = 0.4 MHz For 100 kHz standard speed 2-wire, CLK_N = 1, CLK_M = 11 F0 = 24 MHz/2^1 = 12 MHz, F1 = F0/(10*(11+1)) = 0.1 MHz

15.10.7.7 0x0018 TWI Soft Reset Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: TWI_SRST
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/WAC	0x0	SOFT_RST Soft Reset Write '1' to this bit to reset the TWI and clear to '0' when completing Soft Reset operation.

15.10.7.8 0x001C TWI Enhance Feature Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: TWI_EFR
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x001C			Register Name: TWI_EFR
Bit	Read/Write	Default/Hex	Description
1:0	R/W	0x0	DBN Data Byte Number Follow Read Command Control 00: No data byte can be written after the read command 01: Only 1-byte data can be written after the read command 10: 2-bytes data can be written after the read command 11: 3-bytes data can be written after the read command

15.10.7.9 0x0020 TWI Line Control Register (Default Value: 0x0000_003A)

Offset: 0x0020			Register Name: TWI_LCR
Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5	R	0x1	SCL_STATE Current State of TWI_SCL 0: Low 1: High
4	R	0x1	SDA_STATE Current State of TWI_SDA 0: Low 1: High
3	R/W	0x1	SCL_CTL TWI_SCL Line State Control Bit When the line control mode is enabled (bit[2] is set), this bit decides the output level of TWI_SCL. 0: Output low level 1: Output high level
2	R/W	0x0	SCL_CTL_EN TWI_SCL Line State Control Enable When this bit is set, the state of TWI_SCL is controlled by the value of bit[3]. 0: Disable TWI_SCL line control mode 1: Enable TWI_SCL line control mode

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0020			Register Name: TWI_LCR
Bit	Read/Write	Default/Hex	Description
1	R/W	0x1	SDA_CTL TWI_SDA Line State Control Bit When the line control mode is enabled (bit[0] is set), this bit decides the output level of TWI_SDA. 0: Output low level 1: Output high level
0	R/W	0x0	SDA_CTL_EN TWI_SDA Line State Control Enable When this bit is set, the state of TWI_SDA is controlled by the value of bit[1]. 0: Disable TWI_SDA line control mode 1: Enable TWI_SDA line control mode

15.10.7.10 0x0200 TWI_DRV Control Register (Default Value: 0x00F8_1000)

Offset: 0x0200			Register Name: TWI_DRV_CTRL
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	START_TRAN Start transmission 0: Transmission idle 1: Start transmission Automatically cleared to '0' when finished. If the slave is not responding for the expected status over the time defined by TIMEOUT, the current transmission will stop. All setting formats and data will be loaded from registers and FIFO when the transmission starts.
30	/	/	/
29	R/W	0x0	RESTART_MODE Restart mode 0: RESTART 1: STOP+START Define the TWI_DRV action after sending the register address.
28	R/W	0x0	READ_TRAN_MODE Read transition mode 0: Send slave_id+W 1: Not send slave_id+W Setting this bit to 1 if reading from a slave in which the register width is equal to 0.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0200			Register Name: TWI_DRV_CTRL
Bit	Read/Write	Default/Hex	Description
27:24	R	0x0	TRAN_RESULT Transition result 000: OK 001: FAIL Other: Reserved
23:16	R	0xf8	TWI_STA TWI status 0x00: Bus error 0x08: START condition transmitted 0x10: Repeated START condition transmitted 0x18: Address + Write bit transmitted, ACK received 0x20: Address + Write bit transmitted, ACK not received 0x28: Data byte transmitted in master mode, ACK received 0x30: Data byte transmitted in master mode, ACK not received 0x38: Arbitration lost in address or data byte 0x40: Address + Read bit transmitted, ACK received 0x48: Address + Read bit transmitted, ACK not received 0x50: Data byte received in master mode, ACK received 0x58: Data byte received in master mode, ACK not received 0x01: Timeout when sending the 9th SCL clock Other: Reserved
15:8	R/W	0x10	TIMEOUT_N Timeout number When sending the 9th clock, assert fail signal when the slave device does not respond after N*F_{SCL} cycles. And the software must do a reset to the TWI_DRV module and send a stop condition to slave.
7:2	/	/	/
1	R/W	0x0	SOFT_RESET Software reset 0: Normal 1: Reset
0	R/W	0x0	TWI_DRV_EN TWI driver enable 0: Module disable 1: Module enable (only use in TWI Master Mode)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.10.7.11 0x0204 TWI_DRV Transmission Configuration Register (Default Value: 0x0000_0001)

Offset: 0x0204			Register Name: TWI_DRV_CFG
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	PKT_INTERVAL Define the interval between each packet for PKT_INTERVAL F_{SCL} cycles.
15:0	R/W	0x1	PACKET_CNT The FIFO data is transmitted as PACKET_CNT packets in current format.

15.10.7.12 0x0208 TWI_DRV Slave ID Register (Default Value: 0x0000_0000)

Offset: 0x0208			Register Name: TWI_DRV_SLV
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:9	R/W	0x0	SLV_ID Slave device ID For 7-bit addressing, the bit[7:1] indicates: SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0 For 10-bit addressing, the bit[7:1] indicates: 1, 1, 1, 1, 0, SLAX[9:8]
8	R/W	0x0	CMD R/W operation to slave device 0: Write 1: Read
7:0	R/W	0x0	SLV_ID_X SLAX[7:0] The low 8 bits for slave device ID with 10-bit addressing.

15.10.7.13 0x020C TWI_DRV Packet Format Register (Default Value: 0x0001_0001)

Offset: 0x020C			Register Name: TWI_DRV_FMT
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:16	R/W	0x1	ADDR_BYTE How many bytes be sent as slave device reg address 0-255
15:0	R/W	0x1	DATA_BYTE How many bytes be sent/received as data 1-65535

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.10.7.14 0x0210 TWI_DRV Bus Control Register (Default Value: 0x0000_80C0)

Offset: 0x0210			Register Name: TWI_DRV_BUS_CTRL
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/W	0x0	CLK_DUTY_30_EN Enabling duty cycle 30% of Clock as Master 0: Bit [15] takes effect 1: 30% The duty cycle is configured as 30% when the rate is 400 kbit/s.
16	W	0x0	CLK_COUNT_MODE Clock count mode 0: scl clock high period count on oscl 1: scl clock high period count on iscl
15	R/W	0x1	CLK_DUTY Setting duty cycle of clock as Master 0: 50% 1: 40% The duty cycle is configured as 50% when the rate is 100 kbit/s.
14:12	R/W	0x0	CLK_N TWI_DRV bus sampling clock F0=24MHz/2^CLK_N
11:8	R/W	0x0	CLK_M TWI_DRV output SCL frequency is F_{SCL}=F1/10=(F0/(CLK_M+1))/10 Specially, Foscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due to the delay of SCL sample debounce.
7	R	0x1	SCL_STA SCL current status
6	R	0x1	SDA_STA SDA current status
5:4	/	/	/
3	R/W	0x0	SCL_MOV SCL manual output value
2	R/W	0x0	SDA_MOV SDA manual output value
1	R/W	0x0	SCL_MOE SCL manual output enable
0	R/W	0x0	SDA_MOE SDA manual output enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.10.7.15 0x0214 TWI_DRV Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0214			Register Name: TWI_DRV_INT_CTRL
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
19	R/W	0x0	RX_REQ_INT_EN If set, an interrupt is sent when RX_REQ_PD sets.
18	R/W	0x0	TX_REQ_INT_EN If set, an interrupt is sent when TX_REQ_PD sets.
17	R/W	0x0	TRAN_ERR_INT_EN If set, an interrupt is sent when TRAN_ERR_PD sets.
16	R/W	0x0	TRAN_COM_INT_EN If set, an interrupt is sent when TRAN_COM_PD sets.
15:4	/	/	/
3	R/W1C	0x0	RX_REQ_PD Set when the data byte number in RECV_FIFO reaches RX_TRIG.
2	R/W1C	0x0	TX_REQ_PD Set when there is no less than DMA_TX_TRIG empty byte number in SEND_FIFO.
1	R/W1C	0x0	TRAN_ERR_PD Packet transmission failure pending
0	R/W1C	0x0	TRAN_COM_PD Packet transmission completion pending

15.10.7.16 0x0218 TWI_DRV DMA Configure Register (Default Value: 0x0010_0010)

Offset: 0x0218			Register Name: TWI_DRV_DMA_CFG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	DMA_RX_EN DMA RX Enable
23:22	/	/	/
21:16	R/W	0x10	RX_TRIG RX trigger When DMA_RX_EN is set, send DMA RX Req when the data byte number in RECV_FIFO reaches RX_TRIG, or the read transmission is completed, the data of RECV_FIFO does not reach RX_TRIG but as long as the RECV_FIFO is not empty.
15:9	/	/	/
8	R/W	0x0	DMA_TX_EN DMA TX Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0218			Register Name: TWI_DRV_DMA_CFG
Bit	Read/Write	Default/Hex	Description
7:6	/	/	/
5:0	R/W	0x10	TX_TRIG TX trigger When DMA_TX_EN is set, send DMA TX Req when the space of SEND_FIFO (FIFO Level (b)data volume) reaches TX_TRIG.

15.10.7.17 0x021C TWI_DRV FIFO Content Register (Default Value: 0x0000_0000)

Offset: 0x021C			Register Name: TWI_DRV_FIFO_CON
Bit	Read/Write	Default/Hex	Description
31:23	/	/	/
22	R/WAC	0x0	RECV_FIFO_CLEAR Set this bit to clear RECV_FIFO pointer, and this bit is cleared automatically.
21:16	R	0x0	RECV_FIFO_CONTENT The number of data in RECV_FIFO
15:7	/	/	/
6	R/WAC	0x0	SEND_FIFO_CLEAR Set this bit to clear SEND_FIFO pointer, and this bit is cleared automatically.
5:0	R	0x0	SEND_FIFO_CONTENT The number of data in SEND_FIFO

15.10.7.18 0x0300 TWI_DRV Send Data FIFO Access Register (Default Value: 0x0000_0000)

Offset: 0x0300			Register Name: TWI_DRV_SEND_FIFO_ACC
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	W	0x0	SEND_DATA_FIFO Address of a 32x8 SEND_FIFO, which stores reg address and data sending to the slave device.

15.10.7.19 0x0304 TWI_DRV Receive Data FIFO Access Register (Default Value: 0x0000_0000)

Offset: 0x0304			Register Name: TWI_DRV_RECV_FIFO_ACC
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0304			Register Name: TWI_DRV_RECV_FIFO_ACC
Bit	Read/Write	Default/Hex	Description
7:0	R	0x0	RECV_DATA_FIFO Address of a 32x8 RECV_FIFO, which stores data received from the slave device.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.11 PWM

15.11.1 Overview

The Pulse Width Modulation (PWM) module can output the configurable PWM waveforms and measure the external input waveforms.

The PWM has the following features:

- Supports 8 independent PWM channels (PWM0 to PWM7)
  - Supports PWM continuous mode output
  - Supports PWM pulse mode output, and the pulse number is configurable
  - Output frequency range: 0 to 24 MHz or 100 MHz
  - Various duty-cycle: 0% to 100%
  - Minimum resolution: 1/65536
- Supports 4 complementary pairs output
  - PWM01 pair (PWM0 + PWM1), PWM23 pair (PWM2 + PWM3), PWM45 pair (PWM4 + PWM5), PWM67 pair (PWM6 + PWM7)
  - Supports dead-zone generator, and the dead-zone time is configurable
- Supports 4 group of PWM channel output for controlling stepping motors
  - Supports any plural channels to form a group, and output the same duty-cycle pulse
  - In group mode, the relative phase of the output waveform for each channel is configurable
- Supports 8 channels capture input
  - Supports rising edge detection and falling edge detection for input waveform pulse
  - Supports pulse-width measurement for input waveform pulse

15.11.2 Block Diagram

The PWM includes multi PWM channels. Each channel can generate different PWM waveform by the independent counter and duty-ratio configuration register. Each PWM pair shares one group of clock and dead-zone generator to generate PWM waveform.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-72 PWM Block Diagram



Each PWM pair consists of 1 clock module, 2 timer logic module, and 1 programmable dead-zone generator.

15.11.3 External Signals

The following table describes the external signals of the PWM.

Table 15-37 PWM External Signals

Signal	Description	Type
PWM-0	PWM Wave Output /Capture Wave Input 0	I/O
PWM-1	PWM Wave Output /Capture Wave Input 1	I/O
PWM-2	PWM Wave Output /Capture Wave Input 2	I/O
PWM-3	PWM Wave Output /Capture Wave Input 3	I/O
PWM-4	PWM Wave Output /Capture Wave Input 4	I/O
PWM-5	PWM Wave Output /Capture Wave Input 5	I/O
PWM-6	PWM Wave Output /Capture Wave Input 6	I/O
PWM-7	PWM Wave Output /Capture Wave Input 7	I/O

15.11.4 Functional Description

15.11.4.1 PWM Clock Controller

The clock controller of each PWM pair, for instance PWM01, includes clock source select (PWM01_CLK_SRC), 1-256 scaler (PWM01_CLK_DIV_M). Each PWM channel has the secondary frequency division (PWM_PRESCAL_K), clock source bypass (PWMx_CLK_BYPASS) and clock switch (PWMx_CLK_GATING).

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The clock sources of PWM include OSC24M (HOSC) and APB1. The OSC comes from the external high-frequency oscillator; the APB1 is usually the 100MHz APB1 bus clock.

The bypass function of the clock source is that the clock source directly accesses PWM output, the PWM output waveform is the waveform of the clock controller output. The BYPASS gridlines in the following figure indicate the bypass function of the clock source, see Figure 15-74 for the details about implement. At last, the output clock of the clock controller is sent to the PWM logic module.

Figure 15-73 PWM01 Clock Controller Diagram



15.11.4.2 PWM Output

Take PWM01 as an example. Figure 15-74 indicates the PWM01 output logic diagram. The logic diagrams of other PWM pairs are the same as that of PWM01.

Figure 15-74 PWM01 Output Logic Module Diagram



The timer logic module of PWM consists of one 16-bit up-counter (PCNTR) and three 16-bit parameters (PWM_ENTIRE_CYCLE, PWM_ACT_CYCLE, PWM_COUNTER_START). The PWM_ENTIRE_CYCLE is used to control the PWM cycle, the PWM_ACT_CYCLE is used to control

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

the duty cycle, the PWM_COUNTER_START is used to control the output phase (multi-channel synchronization work requirements).

The PWM_ENTIRE_CYCLE and the PWM_ACT_CYCLE support the cache load. After PWM output is enabled, the register values of the PWM_ENTIRE_CYCLE and the PWM_ACT_CYCLE can be changed anytime, and the changed value caches into the cache register. When the PCNTR counter outputs a period of PWM waveform, the value of the cache register can be updated for the PCNTR control. The purpose of the cache load is to avoid the unstable PWM output waveform with glitches when updating the values of the PWM_ENTIRE_CYCLE and PWM_ACT_CYCLE. The PWM_CNTSTART doesn t support cache load, and only can be configured before enabling PWM output.

The PWM supports waveform output in cycle mode and pulse mode.

Cycle mode: The PWM outputs the set PWM waveform continually; that is, the output waveform is a continuous PWM square wave.

Pulse mode: After setting the PWM_PUL_NUM parameter, the PWM outputs (PWM_PULNUM+1) periods of PWM waveform; that is, the waveform with several pulses are output.

NOTE

As the data width of PWM_PUL_CNT is 16 bits, it output maximum 65536 PWM waveforms.

The following figure shows active state in cycle mode and pulse mode.



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.



Every PWM pair supports two kinds of waveform output, including complementary pair Waveform output and PWM pair output with dead-time.

Complementary Pair Waveform Output

The following figure shows the complementary pair waveform output of PWM01.

Figure 15-75 PWM01 Complementary Pair Output



The complementary pair output needs to satisfy the following conditions:

- PWM0 and PWM1 share the same clock divider, frequency, duty-cycle, and phase
- PWM0 and PWM1 have an opposite active state
- Enable the clock gating of PWM0 and PWM1 at the same time
- Enable the waveform output of PWM0 and PWM1 at the same time

Waveform Output with Dead-time Insertion

Every PWM pair has a programmable dead-time generator. When the dead-time function of the PWM pair is enabled, the PWM01 waveform output is decided by PWM timer logic and DeadZone Generator. The following figure shows the waveform output with dead-time insertion.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-76 Output Waveform with Dead-time Insertion



The principle of inserting dead-time is to insert dead-time at every rising edge. If the high level period in mark┤ is less than dead-time, then dead-time will override the high level period. Therefore, the setting of dead-time needs to consider the period and the duty-cycle of the output waveform. The dead-time formula is defined as follows:

Dead time = (PWM01_CLK / PWM0_PRESCALE_K)$^{-1}$ * PDZINTV01

15.11.4.3 Up-Counter and Comparator

The period, duty-cycle, and phase of PWM output waveform are decided by the PCNTR, PWM_ENTIRE_CYCLE, PWM_ACT_CYCLE, and PWM_COUNTER_START. The rules are as follows.

- PCNTR= (PCNTR==PWM_ENTIRE_CYCLE)?0 : PCNTR + 1
- PCNTR starts to count by PWM_COUNTER_START, the counter of a PWM period is (PWM_ENTIRE_CYCLE+1).
- PCNTR > (PWM_ENTIRE_CYCLE - PWM_ACT_CYCLE), output “active state”
- PCNTR <= (PWM_ENTIRE_CYCLE - PWM_ACT_CYCLE), output “~ (active state)”

Active state of PWM0 channel is high level (PCR0. PWM_ACT_STA = 1)

When PCNTR0 > (PPR0. PWM_ENTIRE_CYCLE - PPR0.PWM_ACT_CYCLE), then PWM0 outputs 1 (high level).

When PCNTR0 <= (PPR0. PWM_ENTIRE_CYCLE - PPR0.PWM_ACT_CYCLE), then PWM0 outputs 0 (low level).

The formula of the output period and the duty-cycle for PWM are as follows.

T_{period} = (PWM01_CLK / PWM0_PRESCALE_K)$^{-1}$ * (PPR0.PWM_ENTIRE_CYCLE + 1)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

$T_{high\text{-}level}$ = (PWM01_CLK / PWM0_PRESCALE_K)$^{-1}$ * PPR0.PWM_ACT_CYCLE

$T_{low\text{-}level}$ = (PWM01_CLK / PWM0_PRESCALE_K)$^{-1}$ * (PPR0.PWM_ENTIRE_CYCLE + 1 - PPR0.PWM_ACT_CYCLE)

Duty-cycle = (high level time) / (1 period time) = Thigh-level / Tperiod

Figure 15-77 PWM0 High Level Active State



Active state of PWM0 channel is low level (PCR0. PWM_ACT_STA = 0)

When PCNTR0 > (PPR0.PWM_ENTIRE_CYCLE - PPR0.PWM_ACT_CYCLE), then PWM0 outputs 0.

When PCNTR0 <= (PPR0.PWM_ENTIRE_CYCLE - PPR0.PWM_ACT_CYCLE), then PWM0 outputs 1.

The formula of the output period and the duty-cycle for PWM are as follows.

T_{period} = (PWM01_CLK / PWM0_PRESCALE_K)$^{-1}$ * (PPR0.PWM_ENTIRE_CYCLE + 1)

$T_{high\text{-}level}$ = (PWM01_CLK / PWM0_PRESCALE_K)$^{-1}$ * (PPR0.PWM_ENTIRE_CYCLE + 1 - PPR0.PWM_ACT_CYCLE)

$T_{low\text{-}level}$ = (PWM01_CLK / PWM0_PRESCALE_K)$^{-1}$ * PPR0.PWM_ACT_CYCLE

Duty-cycle = (low level time) / (1 period time) = Tlow-level /Tperiod

Figure 15-78 PWM0 Low Level Active State



The counter of PCNTR starts from 0 by default, it can output the pulse control of the waveform by setting PWM_COUNTER_START. The figure is as follows.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-79 Phase of PWM0 High Level Active State



15.11.4.4 PWM Group Mode

The PWM group mode is used to satisfy the PWM group signals of stepper motors in different phases. Take PWM Group0 as an example. The PGR0.CS selects the PWM channel working in the same group; the same parameters of PWM_ENTIRE_CYCLE, PWM_ACT_CYCLE are set through the same clock configuration; the different PWM_COUNTER_START can output PWM group signals with the same duty-cycle and the different phase. PCNTR counting starts from 0 by default, and the phase of output waveform can be controlled through PWM_CNTSTART configuration. If the stepper motor uses the PWM group mode, it is recommended to divide 0, 1, 2, 3 into a group, and 4, 5, 6, 7 another group.

Figure 15-80 Group 0-3 PWM Signal Output



15.11.4.5 Waveform Capture

Each PWM pair is also used for capturing external clock. The following figure shows the PWM01 capture logic module diagram.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-81 PWM01 Capture Logic Module Diagram



Take the PWM0 channel as an example. The PWM0 channel has one CFLR 0 and one CRLR 0 for capturing the values of up-counters on the falling edge and rising edge. You can calculate the period of the external clock by CFLR 0 and CRLR 0.

Thigh-level = (PWM01_CLK / PWM0_PRESCALE_K)$^{-1}$ * CRLR0

Tlow-level = (PWM01_CLK / PWM0_PRESCALE_K)$^{-1}$ * CFLR0

Tperiod = Thigh-level + Tlow-level

Figure 15-82 PWM0 Channel Capture Timing



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

When the capture input function of the PWM0 channel is enabled, the PCNTR of the PWM0 channel starts to work.

When the timer logic module of PWM0 captures a rising edge, the current value of PCNTR is locked to CRLR0, and CCR0[CRLF] is set to 1. If CRIE0 is 1, and CRIS0 is set to 1, the PWM0 channel will send interrupt requests, and the up-counter will be reloaded to 0 and continue to count. If CRIE0 is 0, CRIS0 will not be set to 1 when the timer logic module of PWM0 captures a rising edge; thus, the up-counter will not be reloaded to 0.

When the timer logic module of PWM0 captures a falling edge, the current value of PCNTR is locked to CFLR0, and CCR0[CFLF] is set to 1. If CFIE0 is 1, and CFIS0 is set to 1, the PWM0 channel will send interrupt requests, and the up-counter will be reloaded to 0 and continue to count. If CFIE0 is 0, CFIS0 will not be set to 1 when the timer logic module of PWM0 captures a falling edge; thus, the up-counter will not be reloaded to 0.

15.11.5 Programming Guidelines

The following working mode takes PWM01 as an example, other PWM pairs and PWM01 are consistent.

15.11.5.1 Configuring Clock

Step 1 PWM gating: When using PWM, write 1 to PCGR [PWMx_CLK_GATING].

Step 2 PWM clock source select: Set PCCR01 [PWM01_CLK_SRC] to select HOSC or APB1 clock.

Step 3 PWM clock divider: Set PCCR01 [PWM01_CLK_DIV_M] to select different frequency division coefficient (1/2/4/8/16/32/64/128/256).

Step 4 PWM clock bypass: Set PCGR [PWM_CLK_SRC_BYPASS_TO_PWM] to 1, output the PWM clock after the secondary frequency division to the corresponding PWM output pin.

Step 5 PWM internal clock configuration: Set PCR [PWM_PRESCAL_K] to select any frequency division coefficient from 1 to 256.

NOTE

The channels in the complementary output and group mode needs the same clock configuration, simultaneously opened clock gating, PWM parameter configuration, and enabled PWM output at the same time to ensure the synchronization among channels. Besides, as a PWM pair shares the same first-level clock division and gating, their two channels cannot be allocated to different groups in the group mode. If the allocation still exists, the same first-level clock division and the simultaneously opened gating is required. The total module needs to be reset when the group mode regroups.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.11.5.2 Configuring PWM

Step 1 PWM mode: Set PCR [PWM_MODE] to select cycle mode or pulse mode, if pulse mode, PCR[PWM_PUL_NUM] needs to be configured.

Step 2 PWM active level: Set PCR [PWM_ACT_STA] to select a low level or high level.

Step 3 PWM duty-cycle: Configure PPR [PWM_ENTIRE_CYCLE] and PPR [PWM_ACT_CYCLE] after clock gating is opened.

Step 4 PWM starting/stopping phase: Configure PCNTR [PWM_COUNTER_START] after the clock gating is enabled and before the PWM is enabled. You can verify whether the configuration was successful by reading back PCNTR [PWM_COUNTER_STATUS].

Step 5 Enable PWM: Configure PER to select the corresponding PWM enable bit; when selecting pulse mode, PCR [PWM_PUL_START] needs to be enabled.

15.11.5.3 Configuring Deadzone

Step 1 Set initial value: set PDZCR01 [PDZINTV01].

Step 2 Enable Deadzone: set PDZCR01 [PWM01_DZ_EN].

15.11.5.4 Configuring Capture Input

Step 1 Enable capture: Configure CER to enable the corresponding channel.

Step 2 Capture mode: Configure CCR [CRLF] and CCR [CFLF] to select rising edge capture or falling edge capture, configure CCR [CAPINV] to select whether the input signal does reverse processing.

15.11.6 Register List

Module Name	Base Address
PWM	0x02090000

Register Name	Offset	Description
PIER	0x0000	PWM IRQ Enable Register
PISR	0x0004	PWM IRQ Status Register
CIER	0x0010	Capture IRQ Enable Register
CISR	0x0014	Capture IRQ Status Register
PCCR01	0x0020	PWM01 Clock Configuration Register
PCCR23	0x0024	PWM23 Clock Configuration Register
PCCR45	0x0028	PWM45 Clock Configuration Register
PCCR67	0x002C	PWM67 Clock Configuration Register

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Register Name	Offset	Description
PCGR	0x0040	PWM Clock Gating Register
PDZCR01	0x0060	PWM01 Dead Zone Control Register
PDZCR23	0x0064	PWM23 Dead Zone Control Register
PDZCR45	0x0068	PWM45 Dead Zone Control Register
PDZCR67	0x006C	PWM67 Dead Zone Control Register
PER	0x0080	PWM Enable Register
PGR0	0x0090	PWM Group0 Register
PGR1	0x0094	PWM Group1 Register
PGR2	0x0098	PWM Group2 Register
PGR3	0x009C	PWM Group3 Register
CER	0x00C0	Capture Enable Register
PCR	0x0100+0x0000+N*0x0020 (N= 0–7)	PWM Control Register
PPR	0x0100+0x0004+N*0x0020 (N= 0–7)	PWM Period Register
PCNTR	0x0100+0x0008+N*0x0020 (N= 0–7)	PWM Count Register
PPCNTR	0x0100+0x000C+N*0x0020 (N= 0–7)	PWM Pulse Count Register
CCR	0x0100+0x0010+N*0x0020 (N= 0–7)	Capture Control Register
CRLR	0x0100+0x0014+N*0x0020 (N= 0–7)	Capture Rise Lock Register
CFLR	0x0100+0x0018+N*0x0020 (N= 0–7)	Capture Fall Lock Register

15.11.7 Register Description

15.11.7.1 0x0000 PWM IRQ Enable Register (Default Value: 0x0000_0000)

Offset:0x0000			Register Name: PIER
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19	R/W	0x0	PGIE3 PWM Group 3 Interrupt Enable 0: Disable 1: Enable
18	R/W	0x0	PGIE2 PWM Group 2 Interrupt Enable 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0000			Register Name: PIER
Bit	Read/Write	Default/Hex	Description
17	R/W	0x0	PGIE1 PWM Group 1 Interrupt Enable 0: Disable 1: Enable
16	R/W	0x0	PGIE0 PWM Group 0 Interrupt Enable 0: Disable 1: Enable
15:8	/	/	/
7	R/W	0x0	PCIE7 PWM Channel 7 Interrupt Enable 0: PWM Channel 7 Interrupt Disable 1: PWM Channel 7 Interrupt Enable
6	R/W	0x0	PCIE6 PWM Channel 6 Interrupt Enable 0: PWM Channel 6 Interrupt Disable 1: PWM Channel 6 Interrupt Enable
5	R/W	0x0	PCIE5 PWM Channel 5 Interrupt Enable 0: PWM Channel 5 Interrupt Disable 1: PWM Channel 5 Interrupt Enable
4	R/W	0x0	PCIE4 PWM Channel 4 Interrupt Enable 0: PWM Channel 4 Interrupt Disable 1: PWM Channel 4 Interrupt Enable
3	R/W	0x0	PCIE3 PWM Channel 3 Interrupt Enable 0: PWM Channel 3 Interrupt Disable 1: PWM Channel 3 Interrupt Enable
2	R/W	0x0	PCIE2 PWM Channel 2 Interrupt Enable 0: PWM Channel 2 Interrupt Disable 1: PWM Channel 2 Interrupt Enable
1	R/W	0x0	PCIE1 PWM Channel 1 Interrupt Enable 0: PWM Channel 1 Interrupt Disable 1: PWM Channel 1 Interrupt Enable
0	R/W	0x0	PCIE0 PWM Channel 0 Interrupt Enable 0: PWM Channel 0 Interrupt Disable 1: PWM Channel 0 Interrupt Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.11.7.2 0x0004 PWM IRQ Status Register (Default Value: 0x0000_0000)

Offset:0x0004			Register Name: PISR
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19	R/W1C	0x0	PGIS3 PWM Group 3 Interrupt Status
18	R/W1C	0x0	PGIS2 PWM Group 2 Interrupt Status
17	R/W1C	0x0	PGIS1 PWM Group 1 Interrupt Status
16	R/W1C	0x0	PGIS0 PWM Group 0 Interrupt Status
15:8	/	/	/
7	R/W1C	0x0	PIS7 PWM Channel 7 Interrupt Status When the PWM channel 7 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 7 interrupt is not pending. Reads 1: PWM channel 7 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 7 interrupt status.
6	R/W1C	0x0	PIS6 PWM Channel 6 Interrupt Status When the PWM channel 6 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 6 interrupt is not pending. Reads 1: PWM channel 6 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 6 interrupt status.
5	R/W1C	0x0	PIS5 PWM Channel 5 Interrupt Status When the PWM channel 5 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 5 interrupt is not pending. Reads 1: PWM channel 5 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 5 interrupt status.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0004			Register Name: PISR
Bit	Read/Write	Default/Hex	Description
4	R/W1C	0x0	PIS4 PWM Channel 4 Interrupt Status When the PWM channel 4 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 4 interrupt is not pending. Reads 1: PWM channel 4 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 4 interrupt status.
3	R/W1C	0x0	PIS3 PWM Channel 3 Interrupt Status When the PWM channel 3 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 3 interrupt is not pending. Reads 1: PWM channel 3 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 3 interrupt status.
2	R/W1C	0x0	PIS2 PWM Channel 2 Interrupt Status When the PWM channel 2 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 2 interrupt is not pending. Reads 1: PWM channel 2 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 2 interrupt status.
1	R/W1C	0x0	PIS1 PWM Channel 1 Interrupt Status When the PWM channel 1 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 1 interrupt is not pending. Reads 1: PWM channel 1 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 1 interrupt status.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0004			Register Name: PISR
Bit	Read/Write	Default/Hex	Description
0	R/W1C	0x0	PIS0 PWM Channel 0 Interrupt Status When the PWM channel 0 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 0 interrupt is not pending. Reads 1: PWM channel 0 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 0 interrupt status.

15.11.7.3 0x0010 PWM Capture IRQ Enable Register (Default Value: 0x0000_0000)

Offset:0x0010			Register Name: CIER
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15	R/W	0x0	CFIE7 If the enable bit is set to 1, when the capture channel 7 captures falling edge, it generates a capture channel 7 pending. 0: Capture channel 7 fall lock interrupt disable 1: Capture channel 7 fall lock interrupt enable
14	R/W	0x0	CRIE7 If the enable bit is set to 1, when the capture channel 7 captures rising edge, it generates a capture channel 7 pending. 0: Capture channel 7 rise lock interrupt disable 1: Capture channel 7 rise lock interrupt enable
13	R/W	0x0	CFIE6 If the enable bit is set to 1, when the capture channel 6 captures falling edge, it generates a capture channel 6 pending. 0: Capture channel 6 fall lock interrupt disable 1: Capture channel 6 fall lock interrupt enable
12	R/W	0x0	CRIE6 If the enable bit is set to 1, when the capture channel 6 captures rising edge, it generates a capture channel 6 pending. 0: Capture channel 6 rise lock interrupt disable 1: Capture channel 6 rise lock interrupt enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0010			Register Name: CIER
Bit	Read/Write	Default/Hex	Description
11	R/W	0x0	CFIE5 If the enable bit is set to 1, when the capture channel 5 captures falling edge, it generates a capture channel 5 pending. 0: Capture channel 5 fall lock interrupt disable 1: Capture channel 5 fall lock interrupt enable
10	R/W	0x0	CRIE5 If the enable bit is set to 1, when the capture channel 5 captures rising edge, it generates a capture channel 5 pending. 0: Capture channel 5 rise lock interrupt disable 1: Capture channel 5 rise lock interrupt enable
9	R/W	0x0	CFIE4 If the enable bit is set to 1, when the capture channel 4 captures falling edge, it generates a capture channel 4 pending. 0: Capture channel 4 fall lock interrupt disable 1: Capture channel 4 fall lock interrupt enable
8	R/W	0x0	CRIE4 If the enable bit is set to 1, when the capture channel 4 captures rising edge, it generates a capture channel 4 pending. 0: Capture channel 4 rise lock interrupt disable 1: Capture channel 4 rise lock interrupt enable
7	R/W	0x0	CFIE3 If the enable bit is set to 1, when the capture channel 3 captures falling edge, it generates a capture channel 3 pending. 0: Capture channel 3 fall lock interrupt disable 1: Capture channel 3 fall lock interrupt enable
6	R/W	0x0	CRIE3 If the enable bit is set to 1, when the capture channel 3 captures rising edge, it generates a capture channel 3 pending. 0: Capture channel 3 rise lock interrupt disable 1: Capture channel 3 rise lock interrupt enable
5	R/W	0x0	CFIE2 If the enable bit is set to 1, when the capture channel 2 captures falling edge, it generates a capture channel 2 pending. 0: Capture channel 2 fall lock interrupt disable 1: Capture channel 2 fall lock interrupt enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0010			Register Name: CIER
Bit	Read/Write	Default/Hex	Description
4	R/W	0x0	CRIE2 If the enable bit is set to 1, when the capture channel 2 captures rising edge, it generates a capture channel 2 pending. 0: Capture channel 2 rise lock interrupt disable 1: Capture channel 2 rise lock interrupt enable
3	R/W	0x0	CFIE1 If the enable bit is set to 1, when the capture channel 1 captures falling edge, it generates a capture channel 1 pending. 0: Capture channel 1 fall lock interrupt disable 1: Capture channel 1 fall lock interrupt enable
2	R/W	0x0	CRIE1 If the enable bit is set to 1, when the capture channel 1 captures rising edge, it generates a capture channel 1 pending. 0: Capture channel 1 rise lock interrupt disable 1: Capture channel 1 rise lock interrupt enable
1	R/W	0x0	CFIE0 If the enable bit is set to 1, when the capture channel 0 captures falling edge, it generates a capture channel 0 pending. 0: Capture channel 0 fall lock interrupt disable 1: Capture channel 0 fall lock interrupt enable
0	R/W	0x0	CRIE0 If the enable bit is set to 1, when the capture channel 0 captures rising edge, it generates a capture channel 0 pending. 0: Capture channel 0 rise lock interrupt disable 1: Capture channel 0 rise lock interrupt enable

15.11.7.4 0x0014 PWM Capture IRQ Status Register (Default Value: 0x0000_0000)

Offset:0x0014			Register Name: CISR
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0014			Register Name: CISR
Bit	Read/Write	Default/Hex	Description
15	R/W1C	0x0	CFIS7 Status of the capture channel 7 falling lock interrupt When the capture channel 7 captures falling edge, if the fall lock interrupt (CFIE7) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 7 interrupt is not pending. Reads 1: The capture channel 7 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 7 interrupt.
14	R/W1C	0x0	CRIS7 Status of the capture channel 7 rising lock interrupt When the capture channel 7 captures rising edge, if the rise lock interrupt (CRIE7) is enabled, this bit is set to 1 by hardware. Write 1 to clear this bit. Reads 0: The capture channel 7 interrupt is not pending. Reads 1: The capture channel 7 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 7 interrupt.
13	R/W1C	0x0	CFIS6 Status of the capture channel 6 falling lock interrupt When the capture channel 6 captures falling edge, if the fall lock interrupt (CFIE6) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 6 interrupt is not pending. Reads 1: The capture channel 6 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 6 interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0014			Register Name: CISR
Bit	Read/Write	Default/Hex	Description
12	R/W1C	0x0	CRIS6 Status of the capture channel 6 rising lock interrupt. When the capture channel 6 captures rising edge, if the rise lock interrupt (CRIE6) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 6 interrupt is not pending. Reads 1: The capture channel 6 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 6 interrupt.
11	R/W1C	0x0	CFIS5 Status of the capture channel 5 falling lock interrupt When the capturing channel 5 captures falling edge, if the fall lock interrupt (CFIE5) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 5 interrupt is not pending. Reads 1: The capture channel 5 interrupt is pending. Writes 0: No effect. Reads 1: Clear the status of the capture channel 5 interrupt.
10	R/W1C	0x0	CRIS5 Status of the capture channel 5 rising lock interrupt When the capture channel 5 captures rising edge, if the rise lock interrupt (CRIE5) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 5 interrupt is not pending. Reads 1: The capture channel 5 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 5 interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0014			Register Name: CISR
Bit	Read/Write	Default/Hex	Description
9	R/W1C	0x0	CFIS4 Status of the capture channel 4 falling lock interrupt When the capture channel 4 captures falling edge, if the fall lock interrupt (CFIE4) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 4 interrupt is not pending. Reads 1: The capture channel 4 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 4 interrupt.
8	R/W1C	0x0	CRIS4 Status of the capture channel 4 rising lock interrupt. When the capture channel 4 captures rising edge, if the rise lock interrupt (CRIE4) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 4 interrupt is not pending. Reads 1: The capture channel 4 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 4 interrupt status.
7	R/W1C	0x0	CFIS3 Status of the capture channel 3 falling lock interrupt. When the capture channel 3 captures falling edge, if the fall lock interrupt (CFIE3) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 3 interrupt is not pending. Reads 1: The capture channel 3 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 3 interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0014			Register Name: CISR
Bit	Read/Write	Default/Hex	Description
6	R/W1C	0x0	CRIS3 Status of the capture channel 3 rising lock interrupt When the capture channel 3 captures rising edge, if the rise lock interrupt (CRIE3) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 3 interrupt is not pending. Reads 1: The capture channel 3 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 3 interrupt.
5	R/W1C	0x0	CFIS2 Status of the capture channel 2 falling lock interrupt When the capture channel 2 captures falling edge, if the fall lock interrupt (CFIE2) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 2 interrupt is not pending. Reads 1: The capture channel 2 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 2 interrupt.
4	R/W1C	0x0	CRIS2 Status of the capture channel 2 rising lock interrupt. When the capture channel 2 captures rising edge, if the rise lock interrupt (CRIE2) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 2 interrupt is not pending. Reads 1: The capture channel 2 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 2 interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0014			Register Name: CISR
Bit	Read/Write	Default/Hex	Description
3	R/W1C	0x0	CFIS1 Status of the capture channel 1 falling lock interrupt When the capture channel 1 captures falling edge, if the fall lock interrupt (CFIE1) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 1 interrupt is not pending. Reads 1: The capture channel 1 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 1 interrupt.
2	R/W1C	0x0	CRIS1 Status of the capture channel 1 rising lock interrupt. When the capture channel 1 captures rising edge, if the rise lock interrupt (CRIE1) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 1 interrupt is not pending. Reads 1: The capture channel 1 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 1 interrupt.
1	R/W1C	0x0	CFIS0 Status of the capture channel 0 falling lock interrupt When the capture channel 0 captures falling edge, if the fall lock interrupt (CFIE0) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 0 interrupt is not pending. Reads 1: The capture channel 0 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 0 interrupt.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0014			Register Name: CISR
Bit	Read/Write	Default/Hex	Description
0	R/W1C	0x0	CRIS0 Status of the capture channel 0 rising lock interrupt When the capture channel 0 captures rising edge, if the rise lock interrupt (CRIE0) is enabled, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 0 interrupt is not pending. Reads 1: The capture channel 0 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 0 interrupt.

15.11.7.5 0x0020 PWM01 Clock Configuration Register (Default Value: 0x0000_0000)

Offset:0x0020			Register Name: PCCR01
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8:7	R/W	0x0	PWM01_CLK_SRC Select PWM01 Clock Source 00: HOSC 01: APB1 Others: Reserved
6:4	/	/	/
3:0	R/W	0x0	PWM01_CLK_DIV_M PWM01 Clock Divide M 0000: /1 0001: /2 0010: /4 0011: /8 0100: /16 0101: /32 0110: /64 0111: /128 1000: /256 Others: Reserved

15.11.7.6 0x0024 PWM23 Clock Configuration Register (Default Value: 0x0000_0000)

Offset:0x0024			Register Name: PCCR23
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0024			Register Name: PCCR23
Bit	Read/Write	Default/Hex	Description
8:7	R/W	0x0	PWM23_CLK_SRC_SEL Select PWM23 Clock Source 00: HOSC 01: APB1 Others: Reserved
6:4	/	/	/
3:0	R/W	0x0	PWM23_CLK_DIV_M PWM23 Clock Divide M 0000: /1 0001: /2 0010: /4 0011: /8 0100: /16 0101: /32 0110: /64 0111: /128 1000: /256 Others: Reserved

15.11.7.7 0x0028 PWM45 Clock Configuration Register (Default Value: 0x0000_0000)

Offset:0x0028			Register Name: PCCR45
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8:7	R/W	0x0	PWM45_CLK_SRC_SEL Select PWM45 Clock Source 00: HOSC 01: APB1 Others: Reserved
6:4	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0028			Register Name: PCCR45
Bit	Read/Write	Default/Hex	Description
3:0	R/W	0x0	PWM45_CLK_DIV_M PWM45 Clock Divide M 0000: /1 0001: /2 0010: /4 0011: /8 0100: /16 0101: /32 0110: /64 0111: /128 1000: /256 Others: Reserved

15.11.7.8 0x002C PWM67 Clock Configuration Register (Default Value: 0x0000_0000)

Offset:0x002C			Register Name: PCCR67
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8:7	R/W	0x0	PWM67_CLK_SRC_SEL Select PWM67 Clock Source 00: HOSC 01: APB1 Others: Reserved
6:4	/	/	/
3:0	R/W	0x0	PWM67_CLK_DIV_M PWM67 Clock Divide M 0000: /1 0001: /2 0010: /4 0011: /8 0100: /16 0101: /32 0110: /64 0111: /128 1000: /256 Others: Reserved

15.11.7.9 0x0040 PWM Clock Gating Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: PCGR
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: PCGR
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23	R/W	0x0	PWM7_CLK_BYPASS Bypass clock source (after pre-scale) to PWM7 output 0: not bypass 1: bypass
22	R/W	0x0	PWM6_CLK_BYPASS Bypass clock source (after pre-scale) to PWM6 output 0: not bypass 1: bypass
21	R/W	0x0	PWM5_CLK_BYPASS Bypass clock source (after pre-scale) to PWM5 output 0: not bypass 1: bypass
20	R/W	0x0	PWM4_CLK_BYPASS Bypass clock source (after pre-scale) to PWM4 output 0: not bypass 1: bypass
19	R/W	0x0	PWM3_CLK_BYPASS Bypass clock source (after pre-scale) to PWM3 output 0: not bypass 1: bypass
18	R/W	0x0	PWM2_CLK_BYPASS Bypass clock source (after pre-scale) to PWM2 output 0: not bypass 1: bypass
17	R/W	0x0	PWM1_CLK_BYPASS Bypass clock source (after pre-scale) to PWM1 output 0: not bypass 1: bypass
16	R/W	0x0	PWM0_CLK_BYPASS Bypass clock source (after pre-scale) to PWM0 output 0: not bypass 1: bypass
15:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0040			Register Name: PCGR
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	PWM7_CLK_GATING Gating clock for PWM7 0: Mask 1: Pass
6	R/W	0x0	PWM6_CLK_GATING Gating clock for PWM6 0: Mask 1: Pass
5	R/W	0x0	PWM5_CLK_GATING Gating clock for PWM5 0: Mask 1: Pass
4	R/W	0x0	PWM4_CLK_GATING Gating clock for PWM4 0: Mask 1: Pass
3	R/W	0x0	PWM3_CLK_GATING Gating clock for PWM3 0: Mask 1: Pass
2	R/W	0x0	PWM2_CLK_GATING Gating clock for PWM2 0: Mask 1: Pass
1	R/W	0x0	PWM1_CLK_GATING Gating clock for PWM1 0: Mask 1: Pass
0	R/W	0x0	PWM0_CLK_GATING Gating clock for PWM0 0: Mask 1: Pass

15.11.7.10 0x0060 PWM01 Dead Zone Control Register (Default Value: 0x0000_0000)

Offset:0x0060			Register Name: PDZCR01
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:8	R/W	0x0	PWM01_DZ_INTV PWM01 Dead Zone Interval Value
7:1	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0060			Register Name: PDZCR01
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	PWM01_DZ_EN PWM01 Dead Zone Enable 0: Dead Zone disable 1: Dead Zone enable

15.11.7.11 0x0064 PWM23 Dead Zone Control Register (Default Value: 0x0000_0000)

Offset:0x0064			Register Name: PDZCR23
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:8	R/W	0x0	PWM23_DZ_INTV PWM23 Dead Zone Interval Value
7:1	/	/	/
0	R/W	0x0	PWM23_DZ_EN PWM23 Dead Zone Enable 0: Dead Zone disable 1: Dead Zone enable

15.11.7.12 0x0068 PWM45 Dead Zone Control Register (Default Value: 0x0000_0000)

Offset:0x0068			Register Name: PDZCR45
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:8	R/W	0x0	PWM45_DZ_INTV PWM45 Dead Zone Interval Value
7:1	/	/	/
0	R/W	0x0	PWM45_DZ_EN PWM45 Dead Zone Enable 0: Dead Zone disable 1: Dead Zone enable

15.11.7.13 0x006C PWM67 Dead Zone Control Register (Default Value: 0x0000_0000)

Offset:0x006C			Register Name: PDZCR67
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:8	R/W	0x0	PWM67_DZ_INTV PWM67 Dead Zone Interval Value
7:1	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x006C			Register Name: PDZCR67
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	PWM67_DZ_EN PWM67 Dead Zone Enable 0: Dead Zone disable 1: Dead Zone enable

15.11.7.14 0x0080 PWM Enable Register (Default Value: 0x0000_0000)

Offset:0x0080			Register Name: PER
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	PWM7_EN When PWM is enabled, the 16-bit up-counter starts working and PWM channel7 is permitted to output PWM waveform. 0: PWM disable 1: PWM enable
6	R/W	0x0	PWM6_EN When PWM is enabled, the 16-bit up-counter starts working and PWM channel6 is permitted to output PWM waveform. 0: PWM disable 1: PWM enable
5	R/W	0x0	PWM5_EN When PWM is enabled, the 16-bit up-counter starts working and PWM channel5 is permitted to output PWM waveform. 0: PWM disable 1: PWM enable
4	R/W	0x0	PWM4_EN When PWM is enabled, the 16-bit up-counter starts working and PWM channel4 is permitted to output PWM waveform. 0: PWM disable 1: PWM enable
3	R/W	0x0	PWM3_EN When PWM is enabled, the 16-bit up-counter starts working and PWM channel3 is permitted to output PWM waveform. 0: PWM disable 1: PWM enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0080			Register Name: PER
Bit	Read/Write	Default/Hex	Description
2	R/W	0x0	PWM2_EN When PWM is enabled, the 16-bit up-counter starts working and PWM channel2 is permitted to output PWM waveform. 0: PWM disable 1: PWM enable
1	R/W	0x0	PWM1_EN When PWM is enabled, the 16-bit up-counter starts working and PWM channel1 is permitted to output PWM waveform. 0: PWM disable 1: PWM enable
0	R/W	0x0	PWM0_EN When PWM is enabled, the 16-bit up-counter starts working and PWM channel0 is permitted to output PWM waveform. 0: PWM disable 1: PWM enable

15.11.7.15 0x0090 PWM Group0 Register (Default Value: 0x0000_0000)

Offset: 0x0090			Register Name: PGR0
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/WAC	0x0	PWMG0_START The PWM channels selected in PWMG0_CS start to output PWM waveform at the same time.
16	R/W	0x0	PWMG0_EN PWM Group0 Enable.
15:0	R/W	0x0	PWMG0_CS If bit[i] is set, the PWM i is selected as one channel of PWM Group0.

15.11.7.16 0x0094 PWM Group1 Register (Default Value: 0x0000_0000)

Offset: 0x0094			Register Name: PGR1
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/WAC	0x0	PWMG1_START The PWM channels selected in PWMG1_CS start to output PWM waveform at the same time.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0094			Register Name: PGR1
Bit	Read/Write	Default/Hex	Description
16	R/W	0x0	PWMG1_EN PWM Group1 Enable.
15:0	R/W	0x0	PWMG1_CS If bit[i] is set, the PWM i is selected as one channel of PWM Group1.

15.11.7.17 0x0098 PWM Group2 Register (Default Value: 0x0000_0000)

Offset: 0x0098			Register Name: PGR2
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/WAC	0x0	PWMG2_START The PWM channels selected in PWMG2_CS start to output PWM waveform at the same time.
16	R/W	0x0	PWMG2_EN PWM Group2 Enable.
15:0	R/W	0x0	PWMG2_CS If bit[i] is set, the PWM i is selected as one channel of PWM Group2.

15.11.7.18 0x009C PWM Group3 Register (Default Value: 0x0000_0000)

Offset: 0x009C			Register Name: PGR3
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/WAC	0x0	PWMG3_START The PWM channels selected in PWMG3_CS start to output PWM waveform at the same time.
16	R/W	0x0	PWMG3_EN PWM Group3 Enable.
15:0	R/W	0x0	PWMG3_CS If bit[i] is set, the PWM i is selected as one channel of PWM Group3.

15.11.7.19 0x00C0 Capture Enable Register (Default Value: 0x0000_0000)

Offset: 0x00C0			Register Name: CER
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00C0			Register Name: CER
Bit	Read/Write	Default/Hex	Description
7	R/W	0x0	CAP7_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel7 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
6	R/W	0x0	CAP6_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel6 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
5	R/W	0x0	CAP5_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel5 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
4	R/W	0x0	CAP4_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel4 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
3	R/W	0x0	CAP3_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel3 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
2	R/W	0x0	CAP2_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel2 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x00C0			Register Name: CER
Bit	Read/Write	Default/Hex	Description
1	R/W	0x0	CAP1_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel1 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
0	R/W	0x0	CAP0_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable

15.11.7.20 0x0100 + N*0x20 PWM Control Register (Default Value: 0x0000_0000)

Offset:0x0100+0x0+N*0x20 (N=0-7)			Register Name: PCR
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	PWM_PUL_NUM In pulse mode, the PWM outputs pulse for PWM_CYCLE_NUM+1 times and then stops.
15:12	/	/	/
11	R	0x0	PWM_PERIOD_RDY PWM Period Register Ready 0: PWM period register is ready to write 1: PWM period register is busy
10	R/WAC	0x0	PWM_PUL_START PWM Pulse Output Start 0: No effect 1: Output pulse for PWM_CYCLE_NUM+1. After finishing configuration for the output pulse, set this bit once , then PWM would output waveform. After the waveform is finished, the bit will be cleared automatically.
9	R/W	0x0	PWM_MODE PWM Output Mode Select 0: Cycle mode 1: Pulse mode

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0100+0x0+N*0x20 (N=0-7)			Register Name: PCR
Bit	Read/Write	Default/Hex	Description
8	R/W	0x0	PWM_ACT_STA PWM Active State 0: Low Level 1: High Level
7:0	R/W	0x0	PWM_PRESCAL_K PWM pre-scale K, actual pre-scale is (K+1). K = 0, actual pre-scale: 1 K = 1, actual pre-scale: 2 K = 2, actual pre-scale: 3 K = 3, actual pre-scale: 4 ... K = 255, actual pre-scale: 256

15.11.7.21 0x0104 + N*0x20 PWM Period Register (Default Value: 0x0000_0000)

Offset:0x0100+0x04+N*0x20 (N=0-7)			Register Name: PPR
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	PWM_ENTIRE_CYCLE Number of the entire cycles in the PWM clock. 0: 1 cycle 1: 2 cycles ... N: N+1 cycles If the register needs to be modified dynamically, the PCLK should be faster than the PWM CLK.
15:0	R/W	0x0	PWM_ACT_CYCLE Number of the active cycles in the PWM clock. 0: 0 cycle 1: 1 cycle ... N: N cycles

15.11.7.22 0x0108 + N*0x20 PWM Counter Register (Default Value: 0x0000_0000)

Offset:0x0100+0x08+N*0x20 (N=0-7)			Register Name: PCNTR
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	PWM_COUNTER_START PWM counter value is set for phase control.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset:0x0100+0x08+N*0x20 (N=0-7)			Register Name: PCNTR
Bit	Read/Write	Default/Hex	Description
15:0	R	0x0	PWM_COUNTER_STATUS On PWM output or capture input, reading this register could get the current value of the PWM 16-bit up-counter.

15.11.7.23 0x010C + N*0x20 PWM Pulse Counter Register (Default Value: 0x0000_0000)

Offset: 0x0100+0x0C+N*0x20 (N=0-7)			Register Name: PPCNTR
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R	0x0	PWM_PUL_COUNTER_STATUS On PWM output, reading this register could get the current value of the PWM pulse counter.

15.11.7.24 0x0110 + N*0x20 PWM Capture Control Register (Default Value: 0x0000_0000)

Offset:0x0100+0x10+N*0x20 (N=0-7)			Register Name: CCR
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
4	R/W1C	0x0	CRLF When the capture channel captures a rising edge, the current value of the 16-bit up-counter is latched to CRLR, and then this bit is set 1 by hardware. Write 1 to clear this bit.
3	R/W1C	0x0	CFLF When the capture channel captures a falling edge, the current value of the 16-bit up-counter is latched to CFLR, and then this bit is set 1 by hardware. Write 1 to clear this bit.
2	R/W	0x0	CRTE Rising edge capture trigger enable
1	R/W	0x0	CFTE Falling edge capture trigger enable
0	R/W	0x0	CAPINV Inverse the signal input from capture channel before 16-bit counter of capture channel. 0: not inverse 1: inverse

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.11.7.25 0x0114 + N*0x20 PWM Capture Rise Lock Register (Default Value: 0x0000_0000)

Offset:0x0100+0x14+N*0x20 (N=0-7)			Register Name: CRLR
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R	0x0	CRLR When the capture channel captures a rising edge, the current value of the 16-bit up-counter is latched to the register.

15.11.7.26 0x0118 + N*0x20 PWM Capture Fall Lock Register (Default Value: 0x0000_0000)

Offset:0x0100+0x18+N*0x20 (N=0-7)			Register Name: CFLR
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	R	0x0	CFLR When the capture channel captures a falling edge, the current value of the 16-bit up-counter is latched to the register.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.12 LEDC

15.12.1 Overview

The LEDC is used to control the external LED lamp.

The LEDC has the following features:

- Configurable LED output high-/low-level width
- Configurable LED reset time
- LEDC data supports DMA configuration mode and CPU configuration mode
- Maximum 1024 LEDs serial connection
- Configurable interval time for packets and frame data
- Configurable RGB display mode
- The default level of non-data output is configurable

15.12.2 Block Diagram

The following figure shows a block diagram of the LEDC.

Figure 15-83 LEDC Block Diagram



LEDC contains the following sub-blocks:

Table 15-38 LEDC Sub-blocks

Sub-block	Description
Config	Register configuration.
Control	It controls the timing and status of LEDC.
FIFO	The size is up to 32 layer*24bit.
Data_trans	The input data is transferred to 0 and 1.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.12.3 External Signals

The following table describes the external signals of the LEDC.

Table 15-39 LEDC External Signals

Signal Name	Description	Type
LEDC	Intelligent Control LED Signal Output	O

15.12.4 Functional Description

15.12.4.1 LED Data Input

The RGB mode of LEDC data is configurable. By default, the data is sent in GRB order, and the higher bit is transmitted first. The following tables and figure show LED input data structure and code, and data input time and mode.

Figure 15-84 LED Input Data Structure



Figure 15-85 LED Typical Circuit



C1 is the filter capacitor of LED lights, which is usually set as 100NF.

Figure 15-86 LED Input Data Code



Table 15-40 LED Data Input Time

T0H	0 code, high-level time	220 ns to 380 ns
T0L	0 code, low-level time	580 ns to 1.6 us
T1H	1 code, high-level time	580 ns to 1.6 us
T1L	1 code, low-level time	220 ns to 420 ns
RESET	Frame unit, low-level time	> 280 us

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-87 LED Data Transfer Mode



15.12.4.2 LEDC Parameter

- PAD rate > 1/800 kbit/s =1.25 Mbit/s
- LED number supported:

  T0-code: 800 ns to 1980 ns, T1-code: 800 ns to 2020 ns

  When the LED refresh rate is 30 frame/s, LED number supported is (1 s/30-280 us)/((800 ns to 2020 ns)*24) =1023 to 681.

  When the LED refresh rate is 60 frame/s, LED number supported is (1 s/60-280 us)/((800 ns to 2020 ns)*24) =853 to 337.

15.12.4.3 LEDC Data Transfer

The LEDC supports DMA data transfer mode and CPU data transfer mode through APB bus.

- Data transfer in DMA mode

When the valid space of internal FIFO is greater than the setting FIFO space threshold, the LEDC will send the DMA_REQ to require DMA to transfer data from DRAM to LEDC. The maximum data transfer size in DMA mode is 16 words. (The internal FIFO level is 32.) The DMA data transfer mode is set by LEDC_DMA_EN.

- Data transfer in CPU mode

When the valid space of internal FIFO is greater than the setting FIFO space threshold, the LEDC will send LEDC_CPUREQ_INT to require CPU to transfer data to LEDC. The transfer data size in CPU mode is controlled by software. The internal FIFO destination address is 0x02085014. The data width is 32-bit. (The lower 24-bit is valid.)

15.12.4.4 LEDC Interrupt

Interrupt Name	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Interrupt Name	Description
FIFO_OVERFLOW_INT	FIFO overflow interrupt. The amount of written data exceeds the maximum storage space of LED FIFO. The LEDC is in the data loss state. At this time, the anomaly should be handled by software as follows. a) Query the LED_FIFO_DATA_REG to determine which data has been stored in the internal FIFO of LEDC. Resend the overflow data to LEDC. b) Soft_reset the LEDC to refresh all the data.
WAITDATA_TIMEOUT_INT	Wait Data Timeout Interrupt When internal FIFO of LEDC cannot get data resulting from some anomaly, the timeout interrupt will be enabled after the led_wait_data_time. At this time, the LEDC is in WAIT_DATA state, and the LEDC will output the level configured by the LED_PAUSE_LEVEL. During the wait_data, the LEDC will continue to transfer data. In this condition, if LEDC waiting time exceeds the LED reset time, it is as if the LEDC has sent a reset operation. The LED will enter refreshing state by mistake, and the data hasn t been completely sent.
FIFO_CPUREQ_INT	FIFO Request CPU Data Interrupt When FIFO data amount is less than the threshold, the interrupt will be reported to the CPU.
LEDC_TRANS_FINISH_INT	Data Transfer Finish Interrupt It indicates that the configured data of total_data_length finishes transfer.

LEDC interrupt usage scenario:

- CPU mode

The software can enable GLOBAL_INT_EN, FIFO_CPUREQ_INT_EN, WAITDATA_TIMEOUT_INT_EN, FIFO_OVERFLOW_INT_EN, LEDC_TRANS_FINISH_INT_EN, and cooperate with LEDC_FIFO_TRIG_LEVEL to use. When FIFO_CPUREQ_INT is set to 1, the software can configure data of LEDC_FIFO_TRIG_LEVEL to LEDC.

- DMA mode

The software can enable GLOBAL_INT_EN, WAITDATA_TIMEOUT_INT_EN, FIFO_OVERFLOW_INT_EN, LEDC_TRANS_FINISH_INT_EN, and cooperate with LEDC_FIFO_TRIG_LEVEL to use. After receiving LEDC DMA_REQ, DMA can transfer data of LEDC_FIFO_TRIG_LEVEL to LEDC.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.12.5 Programming Guidelines

15.12.5.1 Normal Configuration

Step 1 Configure LEDC_CLK and bus pclk as described in the Section 4.1 Clock Controller Unit (CCU).

Step 2 Configure the LEDC data to be written.

Step 3 Configure 0-code, 1-code, reset time, LEDC wait time, and the number of connected LED and the threshold of DMA transferred data by setting LED_T01_TIMING_CTRL_REG, LEDC_DATA_FINISH_CNT_REG, LED_RESET_TIMING_CTRL_REG, LEDC_WAIT_TIME0_CTRL_REG, LEDC_DMA_CTRL_REG, LEDC_INT_CTRL_REG.

Step 4 Enable LEDC_EN through LEDC_CTRL_REG. The LEDC will start outputting data.

Step 5 When the LEDC interrupt is pulled up, it indicates the configured data has been transferred. Then, LED_EN will be set to 0, and the read/write point of LEDC FIFO is cleared.

Step 6 Repeat the first four steps to start a new round of configuration, and enable LEDC_EN. The LEDC will restart data transfer.

15.12.5.2 Abnormal Processing

WAITDATA_TIMEOUT

Step 1 When a WAITDATA_TIMEOUT_INT occurs, it indicates the internal FIFO data request of LEDC doesn t get a response. In this condition, if the default output level is low, the external LED device will mistakenly believe it is a reset operation, resulting in refreshing LED data by mistake.

Step 2 Write 1 to LEDC_SOFT_RESET to reset the LEDC by software. Afterwards, LEDC_EN will be automatically disabled. All the status registers will go back to the idle status. LEDC FIFO read &write point are cleared to 0. LEDC The interrupts are cleared.

Step 3 Write 1 to RESET_LED_EN. The LEDC will send the reset order to ensure the external LED lights stay in the right status.

Step 4 Read the reset_led_en. 1 indicates that LEDC hasn t sent the reset order. 0 indicates that LEDC has sent the reset order.

Step 5 When the LEDC reset operation finishes, the LEDC will restart the configuration of data and registers. The data transfer starts again.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-88 LEDC Timeout Abnormal Processing Flow



FIFO_OVERFLOW

Step 1 When FIFO_OVERFLOW_INT occurs, it indicates the data configured by software exceeds the LEDC FIFO space, at this time the redundant data will be lost.

Step 2 Read the data in LEDC_FIFO_DATA_REG to confirm the lost data.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Step 3 Re-configure the lost data to the LEDC.

Step 4 Refer to the WAITDATA_TIMEOUT processing flow above if soft_reset is needed.

Figure 15-89 FIFO Overflow Abnormal Processing Flow



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.12.6 Register List

Module Name	Base Address
LEDC	0x02008000

Register Name	Offset	Description
LEDC_CTRL_REG	0x0000	LEDC Control Register
LED_T01_TIMING_CTRL_REG	0x0004	LED T0 & T1 Timing Control Register
LEDC_DATA_FINISH_CNT_REG	0x0008	LEDC Data Finish Counter Register
LED_RESET_TIMING_CTRL_REG	0x000C	LED Reset Timing Control Register
LEDC_WAIT_TIME0_CTRL_REG	0x0010	LEDC Wait Time0 Control Register
LEDC_DATA_REG	0x0014	LEDC Data Register
LEDC_DMA_CTRL_REG	0x0018	LEDC DMA Control Register
LEDC_INT_CTRL_REG	0x001C	LEDC Interrupt Control Register
LEDC_INT_STS_REG	0x0020	LEDC Interrupt Status Register
LEDC_WAIT_TIME1_CTRL_REG	0x0028	LEDC Wait Time1 Control Register
LEDC_FIFO_DATA_REG	0x0030+0x04*N (N=0(b31)	LEDC FIFO Data Register

15.12.7 Register Description

15.12.7.1 0x0000 LEDC Control Register (Default Value: 0x0000_003C)

Offset: 0x0000			Register Name: LEDC_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	/	/	/
30	R/W	0x0	LED_PAUSE_LEVEL The output level in the status of LED_WAIT_TIME0, LED_WAIT_TIME1, and LED_WAIT_DATA when LED is working. 1: High level 0: Low level
29	R/W	0x0	LED_IDLE_LEVEL The default output level when LED doesn t work. 1: High level 0: Low level

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: LEDC_CTRL_REG
Bit	Read/Write	Default/Hex	Description
28:16	R/W	0x0	TOTAL_DATA_LENGTH Total Length of Data to be transferred (range: 0 to 8K, unit: 32-bit, only low 24-bit is valid) It is recommended to be set to an integer multiple of (LED_NUM+1). If TOTAL_DATA_LENGTH is larger than (LED_NUM+1), but non-integer multiple, the last frame of data will transfer data less than (LED_NUM+1).
15:11	/	/	/
10	R/WAC	0x0	RESET_LED_EN LED Reset Enable **Write Operation:** Write 1 by software. The CPU will trigger LEDC to send a reset order to LED. Note: • Only when LEDC is in IDLE status, the reset will be performed. After the reset finishes, the state machine returns to the IDLE status. Then, the LEDC stays in the IDLE status through SOFT_RESET. • Read this bit to check if the reset is complete. **Read operation:** 0: LEDC has sent the LED reset order. 1: LEDC doesn't send the LED reset order.
9	/	/	/
8:6	R/W	0x0	LED_RGB_MODE 000 GRB (bypass) 001 GBR 010 RGB 011 RBG 100 BGR 101 BRG • The data is configured and sent to LEDC by software according to GRB (MSB) mode. Then, the LEDC arrays data and outputs them to the external LED based on the LED_RGB_MODE configuration. • The configuration in other software input modes is as fbollows.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: LEDC_CTRL_REG
Bit	Read/Write	Default/Hex	Description

Software Input Mode	Configuration	LEDC Output Mode
GRB	000	GRB
	001	GBR
	010	RGB
	011	RBG
	100	BGR
	101	BRG
GBR	000	GBR
	001	GRB
	010	BGR
	011	BRG
	100	RGB
	101	RBG
RGB	000	RGB
	001	RBG
	010	GRB
	011	GBR
	100	BRG
	101	BGR
RBG	000	RBG
	001	RGB
	010	BRG
	011	BGR
	100	GRB
	101	GBR
BGR	000	BGR
	001	BRG
	010	GBR
	011	GRB
	100	RBG
	101	RGB
BRG	000	BRG
	001	BGR
	010	RBG
	011	RGB
	100	GBR
	101	GRB

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: LEDC_CTRL_REG
Bit	Read/Write	Default/Hex	Description
5	R/W	0x1	LED_MSB_TOP Adjust sequence of the arrayed GRB data 0: LSB 1: MSB (by default)
4	R/W	0x1	LED_MSB_G MSB control for Green data 0: LSB 1: MSB (by default)
3	R/W	0x1	LED_MSB_R MSB control for Red data 0: LSB 1: MSB (by default)
2	R/W	0x1	LED_MSB_B MSB control for Blue data 0: LSB 1: MSB (by default)
1	R/W1C	0x0	LEDC_SOFT_RESET LEDC Soft Reset Write 1 to clear it. In this condition, the LEDC will be reset by software. Consequently, all the internal state register and state machine returns to the idle state. LEDC FIFO read &write point is cleared to 0. The interrupts of LEDC are cleared. 1. LEDC_CTRL_REG (LEDC_EN is cleared to 0). 2. LEDC_T01_TIMING_CTRL_REG remains unchanged. 3. LEDC_DATA_FINISH_CNT_REG (LEDC_DATA_FINISH_CNT is cleared to 0). 4. LED_RESET_TIMING_CTRL_REG remains unchanged. 5. LEDC_WAIT_TIME_CTRL_REG remains unchanged. 6. LEDC_DMA_CTRL_REG remains unchanged. 7. LEDC_INT_CTRL_REG remains unchanged. 8. LEDC_INT_STS_REG is cleared to 0. 9. LEDC_CLK_GATING_REG remains unchanged. 10. LEDC_FIFO_DATA_REG remains unchanged.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: LEDC_CTRL_REG
Bit	Read/Write	Default/Hex	Description
0	R/W	0x0	LEDC_EN LEDC Enable 0: Disable 1: Enable LEDC_EN indicates that the LEDC can start working. When LEDC finishes data transmission or LEDC_SOFT_RESET, LEDC_EN will be auto cleared to 0 by hardware.

15.12.7.2 0x0004 LED T0 & T1 Timing Control Register (Default Value: 0x0286_01D3)

Offset: 0x0004			Register Name: LED_T01_TIMING_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:27	/	/	/
26:21	R/W	0x14	T1H_TIME LED T1H time Unit: Cycle (24 MHz), T1H_TIME=42 ns*(N+1) The default value is 882 ns; the range is 80 ns(b'2)560 ns. N: 1(b'3)F. When is 0, t1h_time = 3F
20:16	R/W	0x6	T1L_TIME LED T1L time Unit: Cycle (24 MHz), t1l_time =42 ns*(N+1) The default value is 294 ns; the range is 80 ns(b'1)280 ns. N: 1(b'1)F. When is 0, t1l_time = 1F
15:11	/	/	/
10:6	R/W	0x7	T0H_TIME LED T0h time Unit: cycle (24 MHz), t0h_time =42 ns*(N+1) The default value is 336 ns; the range is 80 ns(b'1)280 ns. N: 1(b'1)F. When is 0, t0h_time = 1F
5:0	R/W	0x13	T0L_TIME LED T0l time Unit: cycle (24 MHz), t0L_time =42 ns*(N+1) The default value is 840 ns; the range is 80 ns(b'2)560 ns. N: 1(b'3)F. When is 0, t0L_time = 3F

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.12.7.3 0x0008 LEDC Data Finish Counter Register (Default Value: 0x1D4C_0000)

Offset: 0x0008			Register Name: LEDC_DATA_FINISH_CNT_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R/W	0x1D4C	LED_WAIT_DATA_TIME The value is the time that internal FIFO in LEDC waits for data. When the time is out, the LEDC will send the wait_data_timeout_int. (This is an abnormal scene, LEDC needs to be soft_reset.) The value is about 300 us by default. The adjustable range is 80 ns(b)655 us. led_wait_data_time=42ns*(N+1). N ranges from 1 to 1FFF. When the field is 0, LEDC_WAIT_DATA_TIME=1FFF
15:13	/	/	/
12:0	R	0x0	LED_DATA_FINISH_CNT The value is the total number (0(b)8k) of LED data that have been sent.

15.12.7.4 0x000C LED Reset Timing Control Register (Default Value: 0x1D4C_0000)

Offset: 0x000C			Register Name: LED_RESET_TIMING_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16	R/W	0x1D4C	TR_TIME Reset time control of LED light Unit: cycle (24 MHz), tr_time=42 ns*(N+1) The default value is 300 us. The adjust range is 80 ns(b)327 us. N ranges from 1 to 1FFF If the value is 0, TR_TIME=1FFF.
15:10	/	/	/
9:0	R/W	0x0	LED_NUM The value is the number of LED lights, up to 1024. The default value is 0, indicating that 1 LED light is connected. The range is from 0 to 1023.

15.12.7.5 0x0010 LEDC Wait Time 0 Control Register (Default Value: 0x0000_00FF)

Offset: 0x0010			Register Name: LEDC_WAIT_TIME0_CTRL_REG
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0010			Register Name: LEDC_WAIT_TIME0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8	R/W	0x0	WAIT_TIM0_EN WAIT_TIME0 enable When it is 1, the waiting time will be automatically inserted among LED package data. 0: Disable 1: Enable
7:0	R/W	0xFF	TOTAL_WAIT_TIME0 Waiting time between 2 LED data. The LEDC output level is controlled by the LED_PAUSE_LEVEL The adjust range is 80 ns(b)10 us. wait_time0=42 ns*(N+1) Unit: cycle (24 MHz) N: 1(b)FF If the value is 0, TOTAL_WAIT_TIME1E=FF.

15.12.7.6 0x0014 LEDC Data Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: LEDC_DATA_REG
Bit	Read/Write	Default/Hex	Description
31:0	W	0x0	LEDC DATA LED display data (the lower 24-bit is valid)

15.12.7.7 0x0018 LEDC DMA Control Register (Default Value: 0x0000_002F)

Offset: 0x0018			Register Name: LEDC_DMA_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5	R/W	0x1	LEDC_DMA_EN LEDC DMA Request Enable 0: Disable the request of DMA transfer data 1: Enable the request of DMA transfer data
4:0	R/W	0x0F	LEDC_FIFO_TRIG_LEVEL The remaining space of internal FIFO in LEDC The internal FIFO in LEDC is 24*32. When the remaining space of internal FIFO in LEDC is larger or equal to LEDFIFO_TRIG_LEVEL, the DMA or the CPU request will be generated. The value is 15 by default, which ranges from 1 to 31 and is recommended to be 7 or 15. If the value is 0, LEDFIFO_TRIG_LEVEL is F.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.12.7.8 0x001C LEDC Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: LEDC_INT_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5	R/W	0x0	GLOBAL_INT_EN Global Interrupt Enable 0: Disable 1: Enable
4	R/W	0x0	FIFO_OVERFLOW_INT_EN FIFO Overflow Interrupt Enable When the data written by the software is larger than the internal FIFO level of LEDC, the LEDC is in the data loss state. 0: Disable 1: Enable
3	R/W	0x0	WAITDATA_TIMEOUT_INT_EN The internal FIFO in LEDC cannot get data in some abnormal scene. After led_wait_data_time, the interrupt will be enabled. 0: Disable 1: Enable
2	/	/	/
1	R/W	0x0	FIFO_CPUREQ_INT_EN FIFO request CPU Data Interrupt Enable 0: Disable 1: Enable
0	R/W	0x0	LED_TRANS_FINISH_INT_EN Data Transmission Finish Interrupt Enable 0: Disable 1: Enable

15.12.7.9 0x0020 LEDC Interrupt Status Register (Default Value: 0x0002_0000)

Offset: 0x0020			Register Name: LEDC_INT_STS_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R	0x1	FIFO_EMPTY FIFO Empty Status Flag
16	R	0x0	FIFO_FULL FIFO Full Status Flag

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0020			Register Name: LEDC_INT_STS_REG
Bit	Read/Write	Default/Hex	Description
15:10	R	0x0	FIFO_WLW FIFO Internal Valid Data Depth It indicates the space FIFO has been occupied.
9:5	/	/	/
4	R/W1C	0x0	FIFO_OVERFLOW_INT FIFO Overflow Interrupt The amount of written data exceeds the maximum storage space of LED FIFO. The LEDC is in the data loss state. At this time, the anomaly should be handled by software as follows. 1. Query the LED_FIFO_DATA_REG to determine which data has been stored in the internal FIFO of LEDC. Resend the overflow data to LEDC. 2. Soft_reset the LEDC to refresh all the data. 0: FIFO doesn't overflow 1: FIFO overflows Write 1 to clear the interrupts.
3	R/W1C	0x0	WAITDATA_TIMEOUT_INT When internal FIFO of LEDC cannot get data resulting from some anomaly, the timeout interrupt will be enabled after the led_wait_data_time. At this time, the LEDC is in WAIT_DATA state, and the LEDC will output the level configured by the LED_PAUSE_LEVEL. During the wait_data, the LEDC will continue to transfer data. In this condition, if LEDC waiting time exceeds the LED reset time, it is as if the LEDC has sent a reset operation. The LED will enter refreshing state by mistake, and the data hasn t been completely sent. 0: LEDC not timeout 1: LEDC timeout Write 1 to clear the interrupts.
2	/	/	/
1	R/W1C	0x0	FIFO_CPUREQ_INT FIFO Request CPU Data Interrupt When FIFO data amount is less than the threshold, the interrupt will be reported to the CPU. 0: FIFO doesn t request that CPU transfers data 1: FIFO requests that CPU transfers data Write 1 to clear the interrupts.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0020			Register Name: LEDC_INT_STS_REG
Bit	Read/Write	Default/Hex	Description
0	R/W1C	0x0	LED_TRANS_FINISH_INT Data Transfer Finish Interrupt It indicates that the configured data of total_data_length finishes transfer. 0: Data is not transferred completely 1: Data is transferred completely Write 1 to clear the interrupts.

15.12.7.10 0x0028 LEDC Wait Time 1 Control Register (Default Value: 0x01FF_FFFF)

Offset: 0x0028			Register Name: LEDC_WAIT_TIME1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	WAIT_TIM1_EN WAIT_TIME1 enable When it is 1, the waiting time will be automatically inserted among the LED frame data. 0: Disable 1: Enable
30:0	R/W	0x01FFFFFF	TOTAL_WAIT_TIME1 Waiting Time between Two Frames of Data. The LED output is controlled by the LED_PAUSE_LEVEL. The adjust range is 80 ns(b)85 s. wait_time1=42 ns*(N+1) Unit: cycle (24 MHz) N: 0x80(b)0x7FFFFFFF If it is 0, TOTAL_WAIT_TIME1E is 0x7FFFFFFF

15.12.7.11 0x0030+N*0x04 (N=0(b)31) LEDC FIFO Data Register (Default Value: 0x0000_0000)

Offset: 0x0030+N*0x04 (N=0(b)31)			Register Name: LEDC_FIFO_DATA_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	LEDC_FIFO_DATA_X Internal FIFO data of LEDC The lower 24-bit is valid.

Draft version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.13 CIR Receiver (IR_RX)

15.13.1 Overview

The Consumer Infrared (CIR) receiver captures pulse from the IR Receiver module and uses the Run-Length Code (RLC) to encode the pulse.

The CIR receiver has the following features:

- One IR_RX interface
- Supports CIR for remote control
- 64x8 bits FIFO for data buffer
- Sample clock up to 1 MHz
- Programmable FIFO thresholds

15.13.2 Block Diagram

Figure 15-90 CIR Receiver Block Diagram



The CIR receiver samples the input signal on the programmable frequency and records these samples into RX FIFO when one CIR signal is found on the air. The CIR receiver uses Run-Length Code (RLC) to encode pulse width. The encoded data is buffered in 64 levels and 8-bit width RX FIFO; the MSB bit is used to record the polarity of the receiving CIR signal, the rest 7 bits are used for the length of RLC. The maximum length of the RLC is 128. If the duration of one level (high or low level) is more than 128, another byte is used.

15.13.3 External Signals

The following table describes the external signals of CIR Receiver.

Table 15-41 CIR Receiver External Signals

Signal Name	Description	Type
IR-RX	Consumer Infrared Receiver	I

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.13.4 Functional Description

15.13.4.1 Typical Application

The following figure shows IR_RX controller IO signals. To connect with external devices, you could configure GPIO controller to enable IR_RX model.

Figure 15-91 CIR Receiver Application Diagram



15.13.4.2 NEC Protocol

Figure 15-92 A Typical Pulse Train of the NEC



The CIR receiver module is a timer with a capture function.

When IR_RX signals satisfy the Active Threshold (ATHR), the CIR receiver starts capturing. The signals whose pulse width less than Noise Threshold (NTHR) will be ignored. When the signals satisfy Idle Threshold (ITHR), the capture process will be stopped and the Receiver Packet End interrupt will be generated, then the Receiver Packet End Flag will be asserted.

In a capture process, every effective pulse is buffered to FIFO in bytes according to the form of the Run-Length Code. The MSB bit of a byte indicates the polarity of pulse, and the rest 7 bits indicates the pulse width by taking Sample Clock as a basic unit. This is the code form of the RLC-Byte. When the level changes or the pulse width counter overflows, the RLC-Byte is buffered to FIFO. Afterwards, the IR_RX module receives the infrared signals transmitted by the infrared remote control, the software decodes the signals.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.13.4.3 Operating Mode

Sample Clock

Figure 15-93 Logical '0' and Logical '1' of NEC Protocol



For NEC protocol, a logical "1" takes 2.25 ms (560 us+1680 us) to transmit, while a logical "0" is only half of that, being 1.12 ms (560 us+560 us).

For example, if the sample clock is 31.25 kHz, and a sample cycle is 32 us, then 18 sample cycles are 560 us. So the RLC of 560 us low level is 0x12 (b'00010010), the RLC of 560 us high level is 0x92 (b'10010010). Then a logical "1" takes code 0x12 (b'00010010) and code 0xb5 (b'10110101) to transmit, a logical "0" takes code 0x12 and code 0x92 to transmit.

NOTE

Input signals can be inverted by setting the RPPI of the CIR_RXCTL register to 1.

ATHR

When the CIR receiver is in the idle state, if the electrical level of the IR_RX signal changes (positive jump or negative jump), and the duration reaches this threshold, then the CIR receiver takes the starting of the signal as a lead code, and the CIR receiver turns into an active state and starts to capture IR_RX signals.

Figure 15-94 ATHR Definition



ITHR

If the electrical level of IR_RX signals has no change, and the duration reaches this threshold, then the CIR receiver enters into Idle state and ends this capture.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-95 ITHR Definition



NTHR

In the capture process, the pulse is ignored if the pulse width is less than the Noise Threshold.

Figure 15-96 NTHR Definition



APAM

The APAM is used to fit the type of lead code. If a pulse does not fit the type of lead code, it is not regarded as a lead code even if the pulse width reaches ATHR.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-97 APAM Definition



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.13.5 Operation Guidelines

Figure 15-98 CIR Receiver Process



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.13.6 Register List

Module Name	Base Address
IR_RX	0x07040000

Register Name	Offset	Description
CIR_CTL	0x0000	CIR Receiver Control Register
CIR_RXCTL	0x0010	CIR Receiver Configure Register
CIR_RXFIFO	0x0020	CIR Receiver FIFO Register
CIR_RXINT	0x002C	CIR Receiver Interrupt Control Register
CIR_RXSTA	0x0030	CIR Receiver Status Register
CIR_CONFIG	0x0034	CIR Receiver Configure Register

15.13.7 Register Description

15.13.7.1 0x0000 CIR Receiver Control Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: CIR_CTL
Bit	Read/Write	Default/HEX	Description
31:8	/	/	/
7:6	R/W	0x0	APAM Active Pulse Accept Mode 00, 01: Both positive and negative pulses are valid as a leading code. 10: Only negative pulse is valid as a leading code. 11: Only positive pulse is valid as a leading code.
5:4	R/W	0x0	CEN CIR ENABLE 00-10: Reserved 11: CIR mode enable
3:2	/	/	/
1	R/W	0x0	RXEN Receiver Block Enable 0: Disable 1: Enable
0	R/W	0x0	GEN Global Enable A disable on this bit overrides any other block or channel enables and flushes all FIFOs. 0: Disable 1: Enable

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.13.7.2 0x0010 CIR Receiver Configure Register (Default Value: 0x0000_0004)

Offset: 0x0010			Register Name: CIR_RXCTL
Bit	Read/Write	Default/HEX	Description
31:3	/	/	/
2	R/W	0x1	RPPI Receiver Pulse Polarity Invert. 0: Do not invert receiver signal 1: Invert receiver signal
1:0	/	/	/

15.13.7.3 0x0020 CIR Receiver FIFO Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: CIR_RXFIFO
Bit	Read/Write	Default/HEX	Description
31:8	/	/	/
7:0	R	0x0	RBF Receiver Byte FIFO

15.13.7.4 0x002C CIR Receiver Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: CIR_RXINT
Bit	Read/Write	Default/HEX	Description
31:14	/	/	/
13:8	R/W	0x0	RAL RX FIFO Available Received Byte Level for interrupt and DMA request TRIGGER_LEVEL = RAL + 1
5	R/W	0x0	DRQ_EN RX FIFO DMA Enable 0: Disable 1: Enable When set to 1 , the Receiver FIFO DRQ is asserted if reaching RAL. The DRQ is de-asserted when condition fails.
4	R/W	0x0	RAI_EN RX FIFO Available Interrupt Enable 0: Disable 1: Enable When set to 1 , the Receiver FIFO IRQ is asserted if reaching RAL. The IRQ is de-asserted when condition fails.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x002C			Register Name: CIR_RXINT
Bit	Read/Write	Default/HEX	Description
3:2	/	/	/
1	R/W	0x0	RPEI_EN Receiver Packet End Interrupt Enable 0: Disable 1: Enable
0	R/W	0x0	ROI_EN Receiver FIFO Overrun Interrupt Enable 0: Disable 1: Enable

15.13.7.5 0x0030 CIR Receiver Status Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: CIR_RXSTA
Bit	Read/Write	Default/HEX	Description
31:15	/	/	/
14:8	R	0x0	RAC RX FIFO Available Counter 0: No available data in RX FIFO 1: 1-byte available data in RX FIFO 2: 2-byte available data in RX FIFO (p) 64: 64 byte available data in RX FIFO
7	R	0x0	STAT Status of CIR 0x0: Idle 0x1: Busy
6:5	/	/	/
4	R/W1C	0x0	RA RX FIFO Available 0: RX FIFO not available according its level 1: RX FIFO available according its level This bit is cleared by writing a 1 .
3:2	/	/	/
1	R/W1C	0x0	RPE Receiver Packet End Flag 0: STO was not detected. In CIR mode, one CIR symbol is receiving or not detected. 1: STO field or packet abort symbol (7 b0000,000 and 8 b0000,0000 for MIR and FIR) is detected. In CIR mode, one CIR symbol is received. This bit is cleared by writing a 1 .

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0030			Register Name: CIR_RXSTA
Bit	Read/Write	Default/HEX	Description
0	R/W1C	0x0	ROI Receiver FIFO Overrun 0: Receiver FIFO not overrun 1: Receiver FIFO overrun This bit is cleared by writing a 1.

15.13.7.6 0x0034 CIR Receiver Configure Register (Default Value: 0x0000_1828)

Offset: 0x0034			Register Name: CIR_CONFIG
Bit	Read/Write	Default/HEX	Description
31:25	/	/	/
24	R/W	0x0	SCS2 Bit2 of Sample Clock Select for CIR This bit is defined by SCS bits below.
23	R/W	0x0	ATHC Active Threshold Control for CIR 0x0: ATHR in Unit of (Sample Clock) 0x1: ATHR in Unit of (128*Sample Clocks)
22:16	R/W	0x0	ATHR Active Threshold for CIR These bits control the duration of CIR from Idle to Active State. The duration can be calculated by ((ATHR + 1) *(ATHC? Sample Clock: 128*Sample Clock)).
15:8	R/W	0x18	ITHR Idle Threshold for CIR The Receiver uses it to decide whether the CIR command has been received. If there is no CIR signal on the air, the receiver is staying in IDLE status. One active pulse will bring the receiver from IDLE status to Receiving status. After the CIR is end, the inputting signal will keep the specified level (high or low level) for a long time. The receiver can use this idle signal duration to decide that it has received the CIR command. The corresponding flag is asserted. If the corresponding interrupt is enabled, the interrupt line is asserted to CPU. When the duration of signal keeps one status (high or low level) for the specified duration ((ITHR + 1)*128 sample_clk), this means that the previous CIR command has been finished.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

<table>
<tr><td colspan="3">Offset: 0x0034</td><td>Register Name: CIR_CONFIG</td></tr>
<tr><td>Bit</td><td>Read/Write</td><td>Default/HEX</td><td>Description</td></tr>
<tr><td>7:2</td><td>R/W</td><td>0xa</td><td>NTHR
Noise Threshold for CIR
When the duration of signal pulse (high or low level) is less than NTHR, the pulse is taken as noise and should be discarded by hardware.
0: All samples are recorded into RX FIFO
1: If the signal is only one sample duration, it is taken as noise and discarded.
2: If the signal is less than (<=) two sample duration, it is taken as noise and discarded.
(p)
61: If the signal is less than (<=) sixty-one sample duration, it is taken as noise and discarded.</td></tr>
<tr><td>1:0</td><td>R/W</td><td>0x0</td><td>SCS
Sample Clock Select for CIR
<table>
<tr><td>SCS2</td><td>SCS[1]</td><td>SCS[0]</td><td>Sample Clock</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>IR_CLK/64</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>IR_CLK /128</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>IR_CLK /256</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>IR_CLK /512</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>IR_CLK</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>Reserved</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>Reserved</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>Reserved</td></tr>
</table></td></tr>
</table>

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.14 CIR Transmitter (IR_TX)

15.14.1 Overview

The CIR transmitter (IR_TX) transfer arbitrary waves which can be modulated with configurable carrier waves such as 38 kHz. IR_TX only uses lower 8 bits of the 32-bit registers, and stores a 16-bit number in 2 registers, where one register contains the higher 8 bits while the other contains the lower 8 bits.

The IR_TX has the following features:

- One IR_TX interface
- Supports industry-standard AMBA Peripheral Bus (APB) and it is fully compliant with the AMBA Specification, Revision 2.0
- Full physical layer implementation
- Arbitrary wave generator
- Configurable carrier frequency
- Handshake mode and waiting mode of DMA
- 128 bytes FIFO for data buffer
- Supports Interrupts and DMA

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.14.2 Block Diagram

The following figure shows a block diagram of the IR_TX.

Figure 15-99 IR_TX Block Diagram



15.14.3 External Signals

The following table describes the external signals of IR_TX.

Table 15-42 IR_TX External Signals

Signal Name	Description	Type
IR-TX	Consumer Infrared Receiver	O

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.14.4 Functional Description

15.14.4.1 Clock Sources

Figure 15-100 IR_TX Clock Description



15.14.4.2 Function Implementation

The IR_TX is used to generate a waveform of arbitrary length, arbitrary shape, and no high-speed requirement, and it can change the data into the high-/low-level sequence of a certain length. Every transmitting data is in bytes, the Bit [7] of a byte means whether the level of a transmitting wave is high or low, the Bit [6:0] is the length of this wave. If the current transmitting frequency-division is 1, 0x88 is a high level of 8 cycles, 0x08 is a low level of 8 cycles. If the current transmitting frequency-division is 4, 0x88 is a high level of 32 cycles, 0x08 is a low level of 32 cycles.

The IR_TX has two transmission modes: non-cycle transmission and cycle transmission.

The non-cycle transmission is to transmit all the data in TX_FIFO until the FIFO is empty.

The cycle transmission is to transmit all the data in TX_FIFO, after the transmission completion, wait for a certain time to recover the data in TX_FIFO and then send it until a stop signal is detected. The data recovery in FIFO is implemented by clearing the read pointer.

15.14.4.3 Timing Diagram

The IR remote control contains many protocols designed by different manufacturers. Here take NEC protocol as an example, the IR_TX module uses a variable pulse-width modulation technique to encompass the various formats of infrared encoding for remote-control applications. A message is started by a 9 ms AGC burst, which is used to set the gain of the earlier CIR receivers. This AGC burst is then followed by a 4.5 ms space, which is then followed by the address and command.

Bit definition: the logical “1” takes 2.25 ms to transmit, while a logical “0” is only 1.12 ms.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 15-101 Definitions of Logical “1” and Logical “0”



Timing for a message:

Figure 15-102 CIR Message Timing Diagram

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.14.5 Operation Guidelines

Figure 15-103 CIR Transmitter Process



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.14.6 Register List

Module Name	Base Address
IR_TX	0x02003000

Register Name	Offset	Description
CIR_TGLR	0x0000	CIR Transmitter Global Register
CIR_TMCR	0x0004	CIR Transmitter Modulation Control Register
CIR_TCR	0x0008	CIR Transmitter Control Register
CIR_IDC_H	0x000C	CIR Transmitter Idle Duration Counter Register
CIR_IDC_L	0x0010	CIR Transmitter Idle Duration Counter Register
CIR_TICR_H	0x0014	CIR Transmitter Idle Counter Register
CIR_TICR_L	0x0018	CIR Transmitter Idle Counter Register
CIR_TEL	0x0020	CIR Transmitter FIFO Empty Level Register
CIR_TXINT	0x0024	CIR Transmitter Interrupt Control Register
CIR_TAC	0x0028	CIR Transmitter FIFO Available Counter Register
CIR_TXSTA	0x002C	CIR Transmitter Status Register
CIR_TXT	0x0030	CIR Transmitter Threshold Register
CIR_DMA	0x0034	CIR Transmitter DMA Control Register
CIR_TXFIFO	0x0080	CIR Transmitter FIFO Data Register

15.14.7 Register Description

15.14.7.1 0x0000 CIR Transmitter Global Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: CIR_TGLR
Bit	Read/Write	Default	Description
31:8	/	/	/
7	R/W	0x0	IMS Internal Modulation Select 0: The transmitting signal is not modulated 1: The transmitting signal is modulated internally
6:5	R/W	0x0	DRMC Duty ratio of modulated carrier is high level /low level. 00: Low level is the one time of high level 01: Low level is the two times of high level 10: Low level is the three times of high level 11: Reserved
4:3	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0000			Register Name: CIR_TGLR
Bit	Read/Write	Default	Description
2	R/W	0x0	TPPI Transmit Pulse Polarity Invert 0: Not invert transmit pulse 1: Invert transmit pulse
1	R/W	0x0	TR Transmit Reset When this bit is set, the transmitting is reset. The FIFO will be flush, the TIC field and CSS field will be clean during Transmit Reset. This field will automatically clean when the Transmit Reset is finished, and the CIR transmitter will state Idle .
0	R/W	0x0	TXEN Transmit Block Enable 0: Disable the CIR Transmitter 1: Enable the CIR Transmitter

15.14.7.2 0x0004 CIR Transmitter Modulation Control Register (Default Value:0x0000_009E)

Offset: 0x0004			Register Name: CIR_TMCR
Bit	Read/Write	Default	Description
31:8	/	/	/
7:0	R/W	0x9E	RFMC Reference Frequency of Modulated Carrier Reference Frequency of modulated carrier based on a division of a fixed functional clock(FCLK). The range of the modulated carrier is usually 30KHZ to 60KHz.The most consumer electronics is 38KHz. The default modulated carrier is 38KHz when FCLK is 12MHz. RFMC= FCLK/((N+1)*(DRMC+2)).

15.14.7.3 0x0008 CIR Transmitter Control Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: CIR_TCR
Bit	Read/Write	Default	Description
31:8	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0008			Register Name: CIR_TCR
Bit	Read/Write	Default	Description
7	R/W	0x0	CSS Cyclical Pulse Start/Stop Control Start to transmit when set to '1', 0: Stop when cleared to '0'. From start to stop, all data in FIFO must be transmitted. 1: Start.
6:4	/	/	/
3:1	R/W	0x0	RCS Reference Clock Select for CIR Transmit 000: CIR Transmit reference clock is ir_clk 001: CIR Transmit reference clock is ir_clk/2 010: CIR Transmit reference clock is ir_clk/4 011: CIR Transmit reference clock is ir_clk/8 100: CIR Transmit reference clock is ir_clk/64 101: CIR Transmit reference clock is ir_clk/128 110: CIR Transmit reference clock is ir_clk/256 111: CIR Transmit reference clock is ir_clk/512
0	R/W	0x0	TTS Type of the transmission signal 0: The transmitting wave is single non-cyclical pulse. 1: The transmitting wave is cyclical short-pulse.

15.14.7.4 0x000C CIR Transmitter Idle Duration Counter Register (Default Value: 0x0000_0000)

Offset: 0x000C			Register Name: CIR_IDC_H
Bit	Read/Write	Default	Description
31:8	/	/	/
3:0	R/W	0x0	IDC_H Idle Duration Counter threshold (High 4 bit) Idle Duration = 128*IDC*Ts (IDC = 0-4095)

15.14.7.5 0x0010 CIR Transmitter Idle Duration Counter Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: CIR_IDC_L
Bit	Read/Write	Default	Description
31:8	/	/	/
7:0	R/W	0x0	IDC_L Idle Duration Counter threshold (Low 8 bit) Idle Duration = 128*IDC*Ts (IDC = 0-4095)

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

15.14.7.6 0x0014 CIR Transmitter Idle Counter Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: CIR_TICR_H
Bit	Read/Write	Default	Description
31:8	/	/	/
7:0	R	0x0	TIC_H Transmit Idle Counter_H (High 8 bit) Count in 128*Ts (Sample Duration, 1/Fs) when transmitter is idle, and it should be reset when the transmitter active. When this counter reaches the maximum value (0xFFFF), it will stop automatically, and should not be cleared to zero.

15.14.7.7 0x0018 CIR Transmitter Idle Counter Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: CIR_TICR_L
Bit	Read/Write	Default	Description
31:8	/	/	/
7:0	R	0x0	TIC_L Transmit Idle Counter_L (Low 8 bit) Count in 128*Ts (Sample Duration, 1/Fs) when transmitter is idle, and it should be reset when the transmitter active. When this counter reaches the maximum value (0xFFFF), it will stop automatically, and should not be cleared to zero.

15.14.7.8 0x0020 CIR Transmitter FIFO Empty Level Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: CIR_TEL
Bit	Read/Write	Default	Description
31:8	/	/	/
7:0	R/W	0x0	TEL TX FIFO empty Level for DRQ and IRQ. TRIGGER_LEVEL = TEL + 1

15.14.7.9 0x0024 CIR Transmitter Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: CIR_TXINT
Bit	Read/Write	Default	Description
31:3	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0024			Register Name: CIR_TXINT
Bit	Read/Write	Default	Description
2	R/W	0x0	DRQ_EN TX FIFO DMA Enable 0: Disable 1: Enable When set to '1', the TX FIFO DRQ is asserted if the number of the transmitting data in the FIFO is less than the RAL. The DRQ is de-asserted when condition fails.
1	R/W	0x0	TAI_EN TX FIFO Available Interrupt Enable 0: Disable 1: Enable
0	R/W	0x0	TPEI_EN Transmit Packet End Interrupt Enable for Cyclical Pulse 0: Disable 1: Enable TUI_EN Transmitter FIFO under run Interrupt Enable for Non-Cyclical Pulse 0: Disable 1: Enable

15.14.7.10 0x0028 CIR Transmitter FIFO Available Counter Register (Default Value: 0x0000_0080)

Offset: 0x0028			Register Name: CIR_TAC
Bit	Read/Write	Default	Description
31:8	/	/	/
7:0	R	0x80	TAC TX FIFO Available Space Counter 0x00: No available space in TX FIFO 0x01: 1-byte available space in TX FIFO 0x02: 2-byte available space in TX FIFO (p) 0x80: 128 byte available space in TX FIFO

15.14.7.11 0x002C CIR Transmitter Status Register (Default Value: 0x0000_0002)

Offset: 0x002C	Register Name: CIR_TXSTA

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default	Description
31:4	/	/	/
3	R	0x0	STCT Status of CIR Transmitter 0: Idle 1: Active This bit will automatically set when the controller begins transmit the data in the FIFO. The “1” will last when the data in the FIFO. It will automatically be cleaned to “0” when all data in the FIFO is transmitted. The bit is for debug. Output Level of Idle state determined by level of the last data output.
2	R	0x0	DRQ DMA Request Flag When set to ‘1’, the TX FIFO DRQ is asserted if the number of the transmitting data in the FIFO is less than the RAL. The DRQ is de-asserted when condition fails. This bit is for debug.
1	R/W	0x1	TAI TX FIFO Available Interrupt Flag 0: TX FIFO not available by its level 1: TX FIFO available by its level This bit can be cleared by software writing ‘1’.
0	R/W	0x0	TPE Transmitter Packet End Flag for Cyclical Pulse 0: Transmissions of address, control and data fields not completed 1: Transmissions of address, control and data fields completed TUR Transmitter FIFO Under Run Flag for Non-Cyclical Pulse 0: No transmitter FIFO under run 1: Transmitter FIFO under run This bit is cleared by writing a ‘1’.

15.14.7.12 0x0030 CIR Transmitter Threshold Register (Default Value: 0x0000_0000)

Offset: 0x0030	Register Name: CIR_TXT

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default	Description
31:8	/	/	/
7:0	R/W	0x0	NCTT Non-cyclical Pulse Transmit Threshold The controller will trigger transmitting the data in the FIFO when the data byte number has reaches the Transmit Threshold set in this field.

15.14.7.13 0x0034 CIR Transmitter DMA Control Register (Default Value: 0x0000_00A5)

Offset: 0x0034			Register Name: CIR_DMA_CTL
Bit	Read/Write	Default	Description
31:8	/	/	/
7:0	R/W	0xA5	DMA Handshake configuration 0xA5: DMA wait cycle mode 0xEA: DMA handshake mode

15.14.7.14 0x0080 CIR Transmitter FIFO Data Register (Default Value: 0x0000_0000)

Offset: 0x0080			Register Name: CIR_TXFIFO
Bit	Read/Write	Default	Description
31:8	/	/	/
7:0	W	0x0	Transmit Byte FIFO When the transmitting is trigger, the data in the FIFO will be transmitted until the data number has been transmitted finished.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

16 Security

16.1 Crypto Engine (CE)

16.1.1 Overview

The Crypto Engine (CE) module is one encryption/decryption algorithms accelerator. It supports kinds of symmetric, asymmetric, HASH, and RNG algorithms. Algorithm control information is written in memory by task descriptor, then CE automatically reads it when executing request. It supports parallel requests from 4 channels each world and 4 different types of algorithms simultaneously. This module also has an internal DMA controller to transfer data between CE and memory. It supports parallel running for symmetric, HASH, asymmetric algorithms.

The CE has the following features:

- Symmetrical algorithm: AES, DES, 3DES
- Hash algorithm: MD5, SHA1, SHA224, SHA256, SHA384, SHA512, HMAC-SHA1, HMAC-SHA256
- Asymmetrical algorithm: RSA512/1024/2048-bit
- 160-bit hardware PRNG with 175-bit seed
- 256-bit hardware TRNG
- Electronic codebook (ECB), cipher block chaining (CBC), counter (CTR), cipher text stealing (CTS), 128-output feedback (OFB), 1-/8-/64-/128-cipher feedback (CFB) modes for AES algorithm
- ECB, CBC, CTR modes for DES/3DES algorithm
- 128-, 192-, 256-bit key size for AES algorithms
- 16-, 32-, 64-, 128-bit wide size for AES CTR mode
- 16-, 32-, 64-bit wide size for DES/3DES CTR mode
- One or more blocks mode for MD5/SHA1/SHA224/SHA256/SHA384/SHA512
- Internal DMA controller for data transfer with memory

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

16.1.2 Block Diagram

The following figure shows a block diagram of CE.

Figure 16-1 CE Block Diagram



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

16.1.3 Functional Description

16.1.3.1 DES Algorithm

The following figure shows the DES encryption and decryption operation.

Figure 16-2 DES Encryption and Decryption



16.1.3.2 3DES Algorithm

The 3DES algorithm supports both 3-key and 2-key operations. A 2-key operation can be regarded as a simplified 3-key operation. To be specific, key 3 is represented by key 1 in a 2-key operation. The following figure shows the 3DES encryption and decryption operation of a 3-key operation and a 2-key operation.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 16-3 3DES Encryption and Decryption of a 3-key Operation and a 2-key Operation





16.1.3.3 ECB Mode

The ECB mode is a confidentiality mode that features, for a given key, the assignment of a fixed ciphertext block to each plaintext block, analogous to the assignment of code words in a codebook.

In ECB mode, encryption and decryption algorithms are directly applied to the block data. The operation of each block is independent, so the plaintext encryption and ciphertext decryption can be performed concurrently.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 16-4 ECB Mode Encryption and Decryption



16.1.3.4 CBC Mode

The CBC mode is a confidentiality mode whose encryption process features the combining of the plaintext blocks with the previous ciphertext blocks. The CBC mode requires an initialization vector (IV) to combine with the first plaintext block. The encryption process of each plaintext block is related to the block processing result of the previous ciphertext blocks, so encryption operations cannot be concurrently performed in CBC mode. The decryption operation is independent of output plain text of the previous block, so decryption operations can be performed concurrently.

Figure 16-5 CBC Mode Encryption and Decryption



Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

16.1.3.5 CTR Mode

The CTR mode is a confidentiality mode that features the application of the forward cipher to a set of input blocks, called counters, to produce a sequence of output blocks that are exclusive-ORed with the plaintext to produce the ciphertext, and vice versa. All of the counters must be distinct.

Figure 16-6 CTR Mode Encryption and Decryption



16.1.3.6 CFB Mode

The CFB mode is a confidentiality mode that features the feedback of successive ciphertext segments into the input blocks of the forward cipher to generate output blocks that are exclusive-ORed with the plaintext to produce the ciphertext, and vice versa. The CFB mode requires an IV as the initial input block, and the forward cipher operation is applied to the IV to produce the first output block. The first ciphertext segment is produced by exclusive-ORing the first plaintext segment with the s most significant bits of the first output block. The value of s is 1 bit, 8 bits, 64 bits, or 128 bits.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the s-bit CFB mode of the AES algorithms.

Figure 16-7 CFB Mode Encryption and Decryption



16.1.3.7 OFB Mode

The OFB mode is a confidentiality mode that features the iteration of the forward cipher on an IV to generate a sequence of output blocks that are exclusive-ORed with the plaintext to produce the ciphertext, and vice versa. If a same key is used, different IVs must be used to ensure operation security.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 16-8 OFB Mode Encryption and Decryption



16.1.3.8 CTS Mode

The CTS mode is a confidentiality mode that accepts any plaintext input whose bit length is greater than or equal to the block size but not necessarily a multiple of the block size. Below are the diagrams for CTS encryption and decryption.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 16-9 CTS Mode Encryption and Decryption



16.1.3.9 HASH Algorithm

The hash algorithms support MD5, SHA1, SHA224, SHA256, SHA384, SHA512, HMAC-SHA1, and HMAC-SHA256. All algorithms are iterative, one-way hash functions that can process a message to produce a condensed representation called a message digest. When a message is received, the message digest can be used to verify whether the data has changed, that is, to verify its integrity.

The hash algorithm of the CE supports block-aligned total length of the input data (padded by software), that is, a multiple of 64 bytes. The message length after padding by software is used as the configured data length for the hash algorithm.

16.1.3.10 RSA Algorithm

The RSA is a public key encryption/decryption algorithm implemented through the modular exponentiation operation.

The ciphertext is obtained as follows: C = ME mod N. The plaintext is obtained as follows: M = CD mod N.

M indicates the plaintext, C indicates the ciphertext, (N, E) indicates the public key, and (N, D) indicates the private key.

Draft Version Allwinner

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

16.1.3.11 Task Descriptor

The software makes request through task descriptor, including algorithm type, algorithm mode, key address, source/destination address and size, and so on. The structure of the task descriptor is as follows.

Figure 16-10 Structure of Task Descriptor Chaining



The bit definitions of the task descriptor are as follows.

Common Control

Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	Interrupt Enable For Current Task 0: Disable interrupt 1: Enable interrupt
30:17	/	/	/
16	R/W	0x0	IV Mode IV mode for SHA-1/SHA-224/SHA-256/SHA384/SHA512/MD5 or constants 0: use initial constants defined in FIPS-180 1: use input iv
15	R/W	0x0	HMAC plaintext last 0: Not the last HMAC plaintext package 1: The last HMAC plaintext package

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
14:9	/	/	/
8	R/W	0x0	OP DIR Algorithm Operation Direction 0: Encryption 1: Decryption
7	/	/	/
6:0	R/W	0x0	Algorithm type 0x0: AES 0x1: DES 0x2: Triple DES (3DES) 0x10: MD5 0x11: SHA-1 0x12: SHA-224 0x13: SHA-256 0x14: SHA-384 0x15: SHA-512 0x16: HMAC-SHA1 0x17: HMAC-SHA256 0x20: RSA 0x30: TRNG 0x31: PRNG Others: reserved

Symmetric Control

Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:20	R/W	0x0	KEY_SELECT key select for AES 0000: Select input CE_KEYx (Normal Mode) 0001: Select {SSK} 0010: Select {HUK} 0011: Select {RSSK} 0100-0111: Reserved 1000-1111: Select internal Key n (n from 0 to 7)
19:18	R/W	0x0	cfb_width AES-CFB width 00: CFB1 01: CFB8 10: CFB64 11: CFB128

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
17	R/W	0x0	prng_ld Load new 15 bits key into linear feedback shift register (LFSR) for PRNG. When the algorithm type is PRNG, it is necessary to post-process the random number output by PRNG through the linear shift operation to generate the operand. When the prng_ld is configured to 1, use iv_addr[14:0] as the input number for linear shift operation, and do XOR operation between the data and the random number output by PRNG to generate the post-processing result of further operation.
16	R/W	0x0	CTS_LPKG AES CTS last package flag When set to '1', it means this is the last package for AES-CTS mode (the size of the last package is larger than 128 bits).
15:12	/	/	/
11:8	R/W	0x0	ALGORITHM_MODE CE algorithm mode 0000: Electronic Code Book (ECB) mode 0001: Cipher Block Chaining (CBC) mode 0010: Counter (CTR) mode 0011: Cipher Text Stealing (CTS) mode 0100: Output Feedback (OFB) mode 0101: Cipher Feedback (CFB) mode Other: reserved
7:4	/	/	/
3:2	R/W	0x0	CTR Width Counter width for CTR mode 00: 16-bit Counter 01: 32-bit Counter 10: 64-bit Counter 11: 128-bit Counter
1:0	R/W	0x0	AES Key Size 00: 128-bit 01: 192-bit 10: 256-bit 11: Reserved

Asymmetric Control

Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31	/	/	/
30:28	R/W	0x0	RSA Pubic Modulus Width 000: 512-bit 001: 1024-bit 010: 2048-bit Other: reserved
27:0	/	/	/

16.1.3.12 Task request

Basically, there are 4 steps for one task handling from software. Firstly, software should configure task descriptor in memory, including all fields in descriptor. Channel id corresponds to one channel in CE, from 0 to 3 for secure and non secure world respectively. According to algorithm type, software should set the fields in common control, symmetric control, asymmetric control, then provide key/iv/ctr address and this task's data length. Source and destination sg address and size are set based on upper application. If there is another task concatenating after this task, then set it's descriptor address at next descriptor field. Secondly, software should set registers, including task descriptor address, interrupt control. Thirdly, software read load register to ensure that 0 bit is zero, then starts request by pull up load register's 0 bit. Lastly, wait interrupt status.

16.1.3.13 Data length setting

Data length field in task descriptor has different meaning for different algorithms. For AES-CTS algorithms mode data length field indicates valid source data byte number, for others indicate source data words number. For PRNG, data length should be 5 words aligned, For TRNG should be 8 words aligned. Data size in source and destination sg is as words, whose value should corresponds with data length field, or else CE will report error and stop execution.

16.1.3.14 Storing Message

In the application, a message may not be stored contiguously in the memory, but divided into multiple segments. Or a piece of continuously stored messages can be artificially split into multiple pieces as needs. Then each segment corresponds to a set of the source address and source length in the descriptor. Multiple segments correspond to groups 0-7 source address/source length in sequence.

Each task supports up to 8 message segments, and the data volume of each message segment supports up to 4 GWord (AES-CTS is 1 GByte). The total amount of all segments in a task (that is a package) supports up to 4 GWord (AES-CTS is 1 GByte). If a message is divided into multiple packages, all others are required to be whole words; when the last package of AES-CTS is less than one word, 0 needs to be padded, and those less than one word are counted as one word. The following figure shows the address order structure.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Figure 16-11 Word Address of Message



Byte order: low byte first, high byte last. When the data is less than one word, the low byte is filled first. The following figure shows the byte order structure (blue means it is filled by the message).

Figure 16-12 Byte Order



Bit order: high bit first, low bit last. When the data is less than one Byte, the high bit is filled first. The following figure shows the bit order structure.

Figure 16-13 Bit Order



16.1.3.15 Storing Key

The length of KEY must be an integer multiple of word.

16.1.3.16 Storing IV

For different algorithms, the length of IV is different. But they are integer multiples of word. To keep the byte order of IV and HASH digest output consistent, the byte order of IV is different from that of the message. For the multi-packet operation, the first address of the digest output result of the previous HASH can be directly configured to the first address of the next IV, and the software does not need to do any processing on the digest.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

The following figure shows the storage method of 32-bit IV value.

Figure 16-14 The Storage Method of 32-bit IV



The following figure shows the storage method of 64-bit IV value.

Figure 16-15 The Storage Method of 64-bit IV



16.1.3.17 Error Detection

The CE module includes error detection for task configuration, data computing error, and authentication invalid. When the algorithm type in task descriptor is read into the CE module, the CE will check whether this type is supported through checking algorithm type field in common control. If the type value is out of scope, the CE will issue interrupt signal and set error state. Each type has certain input and output data size. After getting a task descriptor, the input size and output size configuration will be checked to avoid size error. If the size configuration is wrong, the CE will issue interrupt signal and set error state.

16.1.3.18 Clock Requirement

Clock Name	Description	Requirement
hclk	AHB bus clock	24 MHz – 200 MHz
mclk	MBUS clock	24 MHz – 467 MHz
ce_clk	CE work clock	24 MHz – 400 MHz

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

16.1.4 Register List

Module Name	Base Address
CE	0x03040800

Register Name	Offset	Description
CE_TDA	0x0000	CE Task Descriptor Address Register
CE_CTL	0x0004	CE Control Register
CE_ICR	0x0008	CE Interrupt Control Register
CE_ISR	0x000C	CE Interrupt Status Register
CE_TLR	0x0010	CE Task Load Register
CE_TSR	0x0014	CE Task Status Register
CE_ESR	0x0018	CE Error Status Register
CE_CSA	0x0024	CE DMA Current Source Address Register
CE_CDA	0x0028	CE DMA Current Destination Address Register
CE_TPR	0x002C	CE Throughput Register

16.1.5 Register Description

16.1.5.1 0x0000 CE Task Descriptor Address Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: CE_TDA
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	Task Descriptor Address Configure as the first address of the descriptor structure.

16.1.5.2 0x0004 CE Control Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: CE_CTL
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3	R/W	0x0	RSA CLK Gating Enable 0: RSA CLK gating enable 1: RSA CLK gating disable
2:0	/	/	/

16.1.5.3 0x0008 CE Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0008	Register Name: CE_ICR

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:0	R/W	0x0	Task Channel3–0 Interrupt Enable 0: Disable 1: Enable

16.1.5.4 0x000C CE Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x000C			Register Name: CE_ISR
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/
3:0	R/W	0x0	Task Channel3–0 End Pending 0: Not finished 1: Finished It indicates whether task is completed. Write '1' to clear it.

16.1.5.5 0x0010 CE Task Load Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: CE_TLR
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	Task Load When set, the CE can load the descriptor of task if the task FIFO is not full.

16.1.5.6 0x0014 CE Task Status Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: CE_TSR
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
1:0	R	0x0	Running Channel Number 00: Task channel0 01: Task channel1 10: Task channel2 11: Task channel3

16.1.5.7 0x0018 CE Error Status Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: CE_ESR
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x0018			Register Name: CE_ESR
Bit	Read/Write	Default/Hex	Description
15:12	R	0x0	Task Channel3 Error Type xxx1: Algorithm not support xx1x: Data length error x1xx: keysram access error for AES 1xxx: Reserved
11:8	R	0x0	Task Channel2 Error Type xxx1: Algorithm not support xx1x: Data length error x1xx: keysram access error for AES 1xxx: Reserved
7:4	R	0x0	Task Channel1 Error Type xxx1: Algorithm not support xx1x: Data length error x1xx: keysram access error for AES 1xxx: Reserved
3:0	R	0x0	Task Channel0 Error Type xxx1: Algorithm not support xx1x: Data length error x1xx: keysram access error for AES 1xxx: Reserved

16.1.5.8 0x0024 CE Current Source Address Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: CE_CSA
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	CUR_SRC_ADDR Current source address that DMA is reading.

16.1.5.9 0x0028 CE Current Destination Address Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: CE_CDA
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	CUR_DST_ADDR Current destination address that DMA is writing.

16.1.5.10 0x002C CE Throughput Register (Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: CE_TPR
Bit	Read/Write	Default/Hex	Description

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Offset: 0x002C			Register Name: CE_TPR
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TP_NUM It indicates the throughput writing to this register at last time. Writing to this register will clear it to 0.

Draft Version

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

Copyright©2025 Allwinner Technology Co.,Ltd. All Rights Reserved.

This documentation is the original work and copyrighted property of Allwinner Technology Co.,Ltd ("Allwinner"). No part of this document may be reproduced, modify, publish or transmitted in any form or by any means without prior written consent of Allwinner.

Trademarks and Permissions

Allwinner and the Allwinner logo (incomplete enumeration) are trademarks of Allwinner Technology Co.,Ltd. All other trademarks, trade names, product or service names mentioned in this document are the property of their respective owners.

Important Notice and Disclaimer

The purchased products, services and features are stipulated by the contract made between Allwinner Technology Co.,Ltd ("Allwinner") and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Please read the terms and conditions of the contract and relevant instructions carefully before using, and follow the instructions in this documentation strictly. Allwinner assumes no responsibility for the consequences of improper use (including but not limited to overvoltage, overclock, or excessive temperature).

The information in this document is provided just as a reference or typical applications, and is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents. Allwinner is not responsible for any damage (including but not limited to indirect, incidental or special loss) or any infringement of third party rights arising from the use of this document. All statements, information, and recommendations in this document do not constitute a warranty or commitment of any kind, express or implied.

No license is granted by Allwinner herein express or implied or otherwise to any patent or intellectual property of Allwinner. Third party licences may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licences. Allwinner shall not be liable for any licence fee or royalty due in respect of any required third party licence. Allwinner shall have no warranty, indemnity or other obligations with respect to third party licences.

Draft Version

Draft Version

Copyright © 2025 Allwinner Technology Co., Ltd. All Rights Reserved.

Allwinner Technology Co., Ltd.
No.9 Technology Road 2, High-Tech Zone,
Zhuhai, Guangdong Province, China

Contact US:
Service@allwinnertech.com
www.allwinnertech.com