

VERSION HISTORY


Index:

P01 VERSION HISTORY
P02 BLOCK DIAGRAM
P03 POWER TREE
P04 POWER
P05 SOC1
P06 SOC2
P07 FLASH
P08 RGB666
P09 AUDIO1
P10 AUDIO2
P11 USB CARD
P12 RGMII RTL8211F
P13 WIFI+BT
P14 LRADC/UART


Option

P08 LVDS
P08 MIPI DSI
P13 WIFI+BT(ON BOARD)

Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	Releas version	2021-10-28			
Ver 1.1	Releas version	2022-03-24			
Ver 1.2	Releas version	2022-05-30			

			
Design Name			
R528_STD_V1_2			
Size	Page Name	Rev	
A3	01 VERSION HISTORY		
Date: Monday, May 30, 2022			
Sheet 1 of 17			


BLOCK









POWER TREE

DEFAULT POWER ON

DEFAULT POWER OFF




POWER




OR is reserved for component power consumption testing and IO 1.8V/3.3V voltage switching.
After the product test is completed, delete it according to the actual demand

Option










Option






SOC1

Notice:
The PC/PF port has Flash and SD Card functions. When Soc starts, it will try various media, and will send clock and command signals, such as the LED flashes or the PA has pop sound.
When designing the schematic, do not place the enable or control signal on the PC/PF port to avoid uncontrolled peripherals, such as the LED flashes or the PA has pop sound.



Notice:
When the differential pair of the PD port is used as a common GPIO:
If a pull-up resistor is added to the N pin, the corresponding P pin will have a 1V glitch at the moment of power-on caused by leakage and vice versa.
Pay attention when enabling sound and light peripherals such as LEDs.








AllWinner Technology Co., Ltd

Design Name: **R528_STD_V1_2**

Size: A3 | Page Name: **05 SOC1** | Rev: |

Date: **Monday, May 30, 2022** | Sheet: **5** of **17**




SOC2



Flash

SPI Nand



Default:use SPI NAND



EMMC

OPTION

- [5] SPI0-CLK << S-CLK
- [5] SPI0-CS0 << S-CS0
- [5] SPI0-MOSI << SPI0-MOSI
- [5] SPI0-MISO << SPI0-MISO
- [5] SPI0-WP << SPI0-WP
- [5] SPI0-HOLD << SPI0-HOLD
- [5] eMMC-CLK << e-MMC-CLK
- [5] eMMC-CMD << e-MMC-CMD
- [5] eMMC-D2 << e-MMC-D2
- [5] eMMC-D1 << e-MMC-D1
- [5] eMMC-D0 << e-MMC-D0
- [5] eMMC-D3 << e-MMC-D3
- [6] AP-RESET << AP-RESET




RGB666

- [5] LCD0-D2
- [5] LCD0-D3
- [5] LCD0-D4
- [5] LCD0-D5
- [5] LCD0-D6
- [5] LCD0-D7
- [5] LCD0-D10
- [5] LCD0-D11
- [5] LCD0-D12
- [5] LCD0-D13
- [5] LCD0-D14
- [5] LCD0-D15
- [5] LCD0-D18
- [5] LCD0-D19
- [5] LCD0-D20
- [5] LCD0-D21
- [5] LCD0-D22
- [5] LCD0-D23
- [5] LCD0-DE
- [5] LCD0-HSYNC
- [5] LCD0-VSYNC
- [5] BL-PWM
- [5] CTP-INT
- [5] CTP-RST
- [5] CTP-SCK
- [5] CTP-SDA
- [5] LCD0-PI00
- [5] LCD0-PI01


- LCD0-D2 LCD-B2
- LCD0-D3 LCD-B3
- LCD0-D4 LCD-B4
- LCD0-D5 LCD-B5
- LCD0-D6 LCD-B6
- LCD0-D7 LCD-B7
- LCD0-D10 LCD-G2
- LCD0-D11 LCD-G3
- LCD0-D12 LCD-G4
- LCD0-D13 LCD-G5
- LCD0-D14 LCD-G6
- LCD0-D15 LCD-G7
- LCD0-D18 LCD-R2
- LCD0-D19 LCD-R3
- LCD0-D20 LCD-R4
- LCD0-D21 LCD-R5
- LCD0-D22 LCD-R6
- LCD0-D23 LCD-R7
- LCD0-PI00 LCD-RST

CTP




VCOM=3.0V~3.6V
 The VCOM voltage is subject to the specification voltage of the actual selected screen


LCD POWER



BACKLIGHT




Audio




[5] PA-SHDN << PA-SHDN

[6] LINEOUTLN << LINEOUTLN
 [6] LINEOUTLP << LINEOUTLP
 [6] LINEOUTRN << LINEOUTRN
 [6] LINEOUTRP << LINEOUTRP

PA




LINEOUTLP TP5
 LINEOUTLN TP6
 LINEOUTRP TP7
 LINEOUTRN TP8




AEC

[6] MBIAS << MBIAS
 [6,10] MICIN1N << MICIN1N
 [6,10] MICIN1P << MICIN1P
 [6] MICIN2N << MICIN2N
 [6] MICIN2P << MICIN2P
 [6] MICIN3N << MICIN3N
 [6] MICIN3P << MICIN3P





NOTE:
 $V_{aec} = V_{apk} * R2 / (R1 + R2)$
 -3dB Cut-off Frequency:
 $f = 1/2\pi * (R1 // R2) * C1$



NOTE:
 $V_{aec} = V_{apk} * R2 / (R1 + R2)$
 -3dB Cut-off Frequency:
 $f = 1/2\pi * (R1 // R2) * C1$

MIC




AllWinner Technology Co., Ltd		
Design Name		
R528_STD_V1_2		
Size	Page Name	Rev
A3	09 AUDIO1	
Date:	Monday, May 30, 2022	Sheet 9 of 17

Audio

FMIN

[6] FMINL
[6] FMINR




Note:
Voltage divider circuit reduces input signal amplitude

If the junction temperature of the product is over 90°C,
please contact FAE when using FMIN

HeadPhone

[6] MIC-DET
[6] HBIAS
[6,9] MICIN1N
[6,9] MICIN1P
[6] HP-DET
[6] HP-OUTL
[6] HP-OUTR



Note:
MIC1 is used as picked MIC by default


TP100 T8
TP100 T9

Note:
HPOUTL/HPOUTR must be connected to this circuit network,
when HPOUTL/HPOUTR is used.

Note:
There will be pop sound in the headphones AC drive design,
and the pop can be reduced by turning on the Ramp circuit through software
If you want to use it, please make an evaluation in advance.

If pop sound is not acceptable, please contact FAE for evaluation

100nF Cap connects to GND and
close to HP jack
Note:
HPOUTFB must be connected to GND
through 100nF
when HPOUTL/HPOUTR is used.




Notice:
Two-layer board design, AGND is grounded at the Soc end
and at a signal point near the headphone holder

The four-layer board only needs to be grounded
at a signal point at the soc end

LINEIN

[6] LINEINL
[6] LINEINR




Note:
Voltage divider circuit reduces input signal amplitude

If the junction temperature of the product is over 90°C,
please contact FAE when using LINEIN

USB

- [5] USB-ID << USB-ID
- [5] USB0-VBUSDET << USB0-VBUSDET
- [5] USB0-DRVVBUS << USB0-DRVVBUS
- [5] USB-DRVVBUS1 << USB-DRVVBUS1

- [6] USB0-DM << USB0-DM
- [6] USB0-DP << USB0-DP
- [6] USB1-DM << USB1-DM
- [6] USB1-DP << USB1-DP




CARD

- [5] SDC0-D1 << SDC0-D1
- [5] SDC0-D0 << SDC0-D0
- [5] S-SDC0-CLK << S-SDC0-CLK
- [5] SDC0-CMD << SDC0-CMD
- [5] SDC0-D3 << SDC0-D3
- [5] SDC0-D2 << SDC0-D2
- [5] SDC0-DET << SDC0-DET


















OPTION

The design defaults the PF port as the UART system debug port
 If the design use SD Card ,need to move UART0 to other IO and update the software configuration



EPHY

- [5] RGMII-RXD3 RGMII-RXD3
- [5] RGMII-RXD2 RGMII-RXD2
- [5] RGMII-RXD1 RGMII-RXD1
- [5] RGMII-RXD0 RGMII-RXD0
- [5] RGMII-RXCK RGMII-RXCK
- [5] RGMII-RXCTL RGMII-RXCTL
- [5] RGMII-CLKIN-125M RGMII-CLKIN-125M
- [5] RGMII-TXD3 RGMII-TXD3
- [5] RGMII-TXD2 RGMII-TXD2
- [5] RGMII-TXD1 RGMII-TXD1
- [5] RGMII-TXD0 RGMII-TXD0
- [5] RGMII-TXCK RGMII-TXCK
- [5] RGMII-TXCTL RGMII-TXCTL
- [5] RGMII-MDC RGMII-MDC
- [5] RGMII-MDIO RGMII-MDIO
- [5] RGMII-RSET PHYRSTB
- [5] EPHY-CLK-25M EPHY-CLK-25M



Allwinner Technology Co., Ltd


Design Name: R528_STD_V1_2

Size: A3 Page Name: 12 RGMII RTL8211F Rev

Date: Monday, May 30, 2022 Sheet: 12 of 17

WIFI+BT

Option




[5] CLK-FANOUT1 << CLK-FANOUT1

[5] WL-WAKE-AP << WL-WAKE-AP

[5] WIFI-DIS << WL-REG-ON

The WIFI-REG-ON signal belongs to the VCC-FE power domain, it should be matched with the VCC-PG power domain when designing. Otherwise a level-shift circuit needs to be added.


If design PG port has redundant GPIO: for example, if PCM is not used, WL_REG_ON can be moved to PG port




[5] WL-SDIO-CLK << WL-SDIO-CLK
 [5] WL-SDIO-CMD << WL-SDIO-CMD
 [5] WL-SDIO-D0 << WL-SDIO-D0
 [5] WL-SDIO-D1 << WL-SDIO-D1
 [5] WL-SDIO-D2 << WL-SDIO-D2
 [5] WL-SDIO-D3 << WL-SDIO-D3

[5] BT-PCM-CLK << BT-PCM-CLK
 [5] BT-PCM-SYNC << BT-PCM-SYNC
 [5] BT-PCM-DIN << BT-PCM-DIN
 [5] BT-PCM-DOUT << BT-PCM-DOUT


[5] BT-RESETN << BT-RESETN
 [5] AP-WAKE-BT << AP-WAKE-BT
 [5] BT-WAKE-AP << BT-WAKE-AP



[5] BT-UART-RX << BT-UART-RX
 [5] BT-UART-TX << BT-UART-TX
 [5] BT-UART-CTS << BT-UART-CTS
 [5] BT-UART-RTS << BT-UART-RTS



RW33	
VDDIO = 1.8V	NC
VDDIO = 3.3V	10k ohm



Y3 Used For AP6256 Module
 Y3 Recommend:Hosonic E1A26.0000F16G11

NOTE	ANT	A	B	C	D	E	F
XR829 Module	single	NC	NC	NC	NC	NC	Mount
RTL8723DS Module	single	NC	NC	Mount	NC	NC	NC
RTL8723DS Module(no debugged)	double	Mount	NC	Mount	NC	NC	NC
RTL8821CS Module(no debugged)	single	NC	NC	Mount	Mount	NC	NC
AP6256 Module(no debugged)	single	NC	Mount	NC	NC	Mount	Mount

Please consult the module factory for the latest design advice


Allwinner Technology Co., Ltd

Design Name: **R528_STD_V1_2**

Size: A3	Page Name: 13 WIFI+BT	Rev:
Date: Monday, May 30, 2022	Sheet: 13	of 17

KEY ADC

[6] LRADC ← LRADC




UART Debug


[5] UART2-TX ↔ UART2-TX
[5] UART2-RX ↔ UART2-RX

[5] UART0-TX ↔ UART0-TX
[5] UART0-RX ↔ UART0-RX

[5] IR-RX ← IR-RX



The isolation circuit must be reserved for debugging, otherwise it will cause abnormal power-on. Cost-saving during production, do not use UART debug, consider reducing isolation circuit NC.



The isolation circuit must be reserved for debugging, otherwise it will cause abnormal power-on. Cost-saving during production, do not use UART debug, consider reducing isolation circuit NC.

IR-RX

