

# MT7981B HW Application Note

(Keywords: SCH, PCB, power, thermal, flash)

© 2008 - 2022 MediaTek Technology Corp.

This document contains information that is proprietary to MediaTek Corporation.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Specifications are subject to change without notice.

## MediaTek Inc. (Jhubei office)

5F, No.5, Tai-Yuen 1st St.  
Jhubei City, Hsinchu County 302

Taiwan, ROC

Tel +886-3-560-0868

Fax +886-3-560-0818

<http://www.mediatek.com>

Document No.: MT7981Application Note

Version: 1.5

Release date: 2022-03-10

Kept by: DCC

Return time: 5 years

MEDIATEK

*everyday genius*



# MT7981B HW Application Note

Table of Contents

## 1 Document Revision History

No.	Description	Edited by	Date of Approval
1.0	Initial Draft	Kim Su	2021/11/5
1.1	Update MT7981B thermal characteristic	Randy Chou	2021/11/30
1.2	Update section 4.2.4 DDR layout constraint Update section 4.2.6 SGMII 0/1 design notice	Randy Chou	2021/12/20
1.3	Update section 4.1 & 4.2 SCH/PCB design Update section 4.2.4 DDR layout constraint	Randy Chou	2022/1/19
1.4	Update section 5. PHY test command	Jason Chiang	2022/2/22
1.5	[Remove]p.38 WF0 to WF4, each port's chip AIQ out to A die (MT7976) <b>trace length should be kept the same</b> (< 1.5mm)	Kim Su	2022/3/10



## Table of Contents

---

<b>1 Document Revision History</b> .....	<b>2</b>
<b>List of Tables</b> .....	<b>6</b>
<b>2 Important Notice</b> .....	<b>7</b>
<b>3 Product Requirement Document (PRD)</b> .....	<b>8</b>
<b>4 Hardware Design Kit (HDK)</b> .....	<b>9</b>
4.1 Schematic.....	9
4.1.1 16bit DDR3 DRAM .....	9
4.1.2 USB2/3 design .....	10
4.1.3 Power cap list.....	11
4.1.4 MT7981B+MT7976C Power Plan .....	14
4.1.5 MT7981B power on sequence .....	15
4.1.6 Reset .....	15
4.1.7 GPIO definition .....	16
4.1.8 Strapping option .....	17
4.1.9 JTAG .....	18
4.1.10 TSAUX .....	19
4.1.11 PLL .....	19
4.1.12 CKSQ .....	19
4.1.13 AFE Control Signal.....	20
4.1.14 AFE power Cap .....	20
4.1.15 AFE AIQ design guideline .....	21
4.1.16 WIFI RX desense by SGMII interference design notice.....	22
4.1.17 VQPS .....	23
4.2 PCB Layout .....	24
4.2.1 4L PCB stack-up .....	24
4.2.2 MT7981B RFB.....	24
4.2.3 MT7981B reflow profile .....	25
4.2.4 DDR PCB guidelines .....	26
4.2.5 USB2/3 .....	27
4.2.6 HSGMII layout noitce .....	28
4.2.7 Ethernet 10/100/1Gbps TX .....	30
4.2.8 Buck/LDO design .....	31
4.2.9 WiFi iPAiLNA.....	36
4.2.10 AIQ trace length control (don't need to impedance control).....	38
4.2.11 AFE WRI trace design guide.....	39
4.2.12 PA AVDD33 power De-cap placement. ....	40
4.2.13 GND connection. ....	41
4.2.14 MT7976 thermal via.....	42
4.2.15 MT7976 Xtal trace .....	43
4.2.16 MT7976 Power Trace Routing Rule.....	44

<b>4.2.17</b>	MT7976 5G PA Power Trace Routing Rule .....	45
<b>4.2.18</b>	MT7976 1.8V Power Trace Routing Rule .....	46
<b>4.2.19</b>	MT7976 Band-gap pin isolate .....	47
<b>4.2.20</b>	Shielding frame .....	48
<b>4.2.21</b>	Crystal .....	48
<b>4.2.22</b>	Co-CLK design .....	49
<b>4.2.23</b>	Flash Interface.....	49
<b>4.3</b>	MT7981B & MT7976 Thermal Characteristics .....	51
<b>5</b>	<b>PHY test commands .....</b>	<b>52</b>
<b>5.1</b>	MT7531 Ethernet PHY test commands.....	52
<b>5.1.1</b>	<b>1000-TX mode command .....</b>	<b>52</b>
<b>5.1.2</b>	100-TX mode command.....	53
<b>5.1.3</b>	10-T mode command .....	53
<b>5.2</b>	USB3 TX compliance test SOP.....	55
<b>5.2.1</b>	U3 TX Compliance Test Item .....	55
<b>5.3</b>	USB 2.0 TX compliance test SOP.....	56
<b>5.3.1</b>	USB 2.0 background information.....	錯誤! 尚未定義書籤。
<b>5.3.2</b>	Software programming Enable xHCI USB 2.0 toolkits (Please check Software Engineer) .....	錯誤! 尚未定義書籤。
<b>5.3.3</b>	What parameters to xHCI eye-pattern quality .....	錯誤! 尚未定義書籤。
<b>5.3.4</b>	Eye-pattern parameter.....	錯誤! 尚未定義書籤。
<b>5.3.5</b>	USBIF compliance Test .....	57
<b>5.4</b>	SGMII TX electrical and Eye mask test SOP and Command .....	57
<b>5.4.1</b>	Test Item.....	57
<b>5.4.2</b>	Test Equipment .....	58
<b>5.4.3</b>	Test Environment Setup .....	58
<b>5.4.4</b>	Test Command.....	錯誤! 尚未定義書籤。
<b>5.4.5</b>	Test Procedure (TX Timing) .....	61
<b>5.4.6</b>	Test Procedure (TX Eye Mask).....	65
<b>5.4.7</b>	TX Electrical Timing Spec .....	68
<b>6</b>	<b>MT7981 Qualified Vendor List (QVL) Table .....</b>	<b>72</b>
<b>6.1</b>	Introduction.....	72
<b>6.2</b>	Crystal .....	72
<b>6.3</b>	Serial NOR Flash memory (3.3V only).....	73
<b>6.4</b>	SFNI Flash (3.3V only).....	73
<b>6.5</b>	SPIM-NAND Flash (3.3V only).....	74
<b>6.6</b>	eMMC Flash Memory (3.3V only) .....	75
<b>7</b>	<b>Disclaimer .....</b>	<b>76</b>

## Table of Figures

FIG 4-1 : THE DRAM REFERENCE REGISTERS .....	9
FIG 4-2 : THE CAPACITORS OF DRAM VREF .....	10
FIG 4-3 : USB2_1/USB3 .....	10
FIG 4-4 : U3+HSGMII POWER CAPS.....	12
FIG 4-5 : DRAM CONTROLLER AND DRAM POWER CAP .....	13
FIG 4-6 : VCCK POWER CAPS.....	13
FIG 4-7 : MT7981B + MT7976C POWER PLAN (EXAMPLE).....	14
FIG 4-8 : MT7981B POWER ON SEQUENCE .....	15
FIG 4-9 : RESET CIRCUIT .....	15
FIG 4-10 : MT7981B STRAPPING OPTION .....	17
FIG 4-11 : MT7981B JTAG .....	18
FIG 4-12 : TXAUS FOR THERMAL SENSOR.....	19
FIG 4-13 : PLLGP_TP/TN (INTERNAL DEBUG PINS) .....	19
FIG 4-14 : TOP_CLK/HB0/HB0_B SIGNAL DESIGN.....	20
FIG 4-15 : AFE POWER CAP .....	20
FIG 4-16 : AIQ DESIGN GUIDELINE .....	21
FIG 4-17 : SOLUTION FOR WIFI RX DESENSE BY SGMII INTERFERENCE .....	22
FIG 4-18 : VQPS PIN SHOULD BE CONNECTED TO GND .....	23
FIG 4-19 : MT7981B RFB TOP VIEW .....	24
FIG 4-20 : MT7981B REFLOW PROFILE .....	25
FIG 4-21 : DDR SOC AND DRAM POWER CAP PLACEMENT .....	26
FIG 4-22 : USB3.0/USB2.0 LAYOUT NOTICE .....	27
FIG 4-23 : MT7981 HSGMII LAYOUT GUIDELINE.....	29
FIG 4-24 : THE SHIELDING LINE EXAMPLE OF ETHERNET LAYOUT.....	30
FIG 4-25 : THE POWER DEIGN OF MT7981B.....	31
FIG 4-26 : THE VCCK CORE FEEDBACK PIN LAYOUT GUIDELINES.....	32
FIG 4-27 : MT7976 RF TRACE LAYOUT GUIDELINE.....	36
FIG 4-28 : IPA/ILNA RF MATCHING .....	37
FIG 4-29 : THE G-BAND/A BAND A DIE AIQ LAYOUT .....	38
FIG 4-30 : WF0 HB0/HB0_B IS CLK KEEP OTHER SIGNAL AWAY .....	39
FIG 4-31 : PA AVDD33 POWER DE-CAP PLACEMEN .....	40
FIG 4-32 : GND CONNECTION .....	41
FIG 4-33 : THERMAL VIA .....	42
FIG 4-34 : MT7976 XTAL TRACE .....	43
FIG 4-35 : MT7976 POWER TRACE ROUTING RULE .....	44
FIG 4-36 : MT7976 5G PA POWER TRACE ROUTING RULE.....	45
FIG 4-37 : MT7976 1.8V POWER TRACE ROUTING RULE .....	46
FIG 4-38 : MT7976 BAND-GAP PIN ISOLATE .....	47
FIG 4-39 : SHIELDING FRAME.....	48
FIG 4-40 : CRYSTAL LAYOUT GUIDELINES .....	48
FIG 4-41 : OSC GUIDELINES.....	49
FIG 4-42 : SPI FLASH LAYOUT GUIDELINES.....	49
FIG 4-43 : EMMC NAND SCH/PCB DEIGN.....	50
FIG 5-1 : SGMII TX ELECTRICAL TEST ENVIRONMENT SETUP DIAGRAM.....	58



## List of Tables

---

TABLE 3-1 : MT7981B MAIN FEATURE LIST .....	8
TABLE 4-1 : POWER CAP LIST .....	11
TABLE 4-2 : MT7981B+MT7976 POWER TABLE .....	14
TABLE 4-3 : MT7981B GPIO DEFINITION.....	16
TABLE 4-4 : 4L PCB STACK-UP .....	24
TABLE 4-5 : MT981B THERMAL CHARACTERISTICS.....	51
TABLE 4-6 : MT7976 THERMAL CHARACTERISTIC.....	51
TABLE 5-1 : SGMII TX TEST EQUIPMENT .....	58
TABLE 6-1 CRYSTAL QVL TABLE.....	72
TABLE 6-2 : XTAL OSCILLATOR REQUIREMENT .....	72
TABLE 6-3 SPI NOR FLASH QVL TABLE .....	73
TABLE 6-4 SPI-NAND QVL TABLE.....	73
TABLE 6-5 SPIM-NAND QVL TABLE .....	74
TABLE 6-6 EMMC FLASH QVL TABLE.....	75

## 2 Important Notice

---

For the performance consideration, the critical components show, **no-change & critical parts**, in the application note [please follow MTK QVL design](#).

1. Crystal
2. DDR
3. Flash
4. PMIC
5. The E-Cap of the 3.3V Power supply out.

## 3 Product Requirement Document (PRD)

The following table covers the main features offered by MT7981B. Overall,

Feature	Description
CPU	ARM CA53 (1.3GHz, Dual-core)
I-Cache, D-Cache	32kB, 32kB per core
L2 Cache	256KB
Security	Support 2* 256-bit Multi-key on OTP efuse Support 64 versions OTP efuse for Anti-roll back
DRAM data	16bit KGD
DDR3	2133 Mbps
WIFI	2x2 11ax 2.4GHz + 2x2' 11ax 5GHz Integrated PA, LNA and TR-SW 20/40/80/160MHz bandwidth Support up to 1024QAM Support external LNA and PA support (option)
Ethernet	HSGMII x 2
HNAT/HQoS	HQoS 128 queues, SFQ 1K queues HNAT (IPv4, IPv6 routing, DS-Lite, 6RD, 6to4)
USB	USB3.0 x 1(co-pin w/ SGMII)
SPI NAND Flash	ECC (BCH code) acceleration capable of 24-bit error correction (w/. ECC engine)
SPI Flash (NOR)	Max 46MHz data bit width x1/x2/x4 Support 4-byte address mode compatible with 3-byte address mode
eMMC	eMMC v4.5 @50MHz 3.3V
I2C	I2C x 1 100kHz, Support 7/10-bit addressing
SPI	SPI x 1 Support DMA and FIFO mode
UART	UART-Lite(2-pins) x 1 UART(4-pins) x 2
Package	13 mm x 11.7 mm, BGA

**Table 3-1 : MT7981B main feature list**

## 4 Hardware Design Kit (HDK)

This application note records the details of MT7981B HW settings. Compared to the MT7981B datasheet, this supplement document is conveniently used during customer board level bring-up.

### 4.1 Schematic

#### 4.1.1 16bit DDR3 DRAM

The DDR3 Controller embedded in MT7981B, EMI\_EXTR resistor is 40.2 ohm/1% and the DRAM ZQ resistor is 240 ohm/1%.





Fig 4-1 : The DRAM reference registers

DDR\_VREF wire to EMI\_TP for DRAM calibration, and schematic reserve VREF 0.1uF and as voltage divider 1K/1% tolerance.


### DRAM VREF



**Fig 4-2 : The capacitors of DRAM VREF**

#### 4.1.2 USB2/3 design

USB2\_1 is used for USB3 connector



**Fig 4-3 : USB2\_1/USB3**

## 4.1.3 Power cap list

Table 4-1 displays the de-coupling cap values of the power trace. The placement guidelines is small capacitors close to MT7981B main chip and the large capacitors are near to the power source.

Pin name	0.87V/AVDD18/AVDD12/AVDD09 de-coupling cap value
DVDD_CORE	0.87V/4.1A (0201 1uF*7+ 0201 0.1F*6+10uf)
AFE	AVDD18_WBG cap value:1uF+0.1uF AVDD12_WBG cap value:1uF+0.1uF
BG_OUT	1uF
REFP	1uF
VQPS	1.8VD 0.1uF+1uF(no use, tied to GND)
USB3	U3_AVDD09_SSUSB cap :0.1uF+1uF U3_AVDD18_SSUSB cap :0.1uF+1uF
USB2	AVDD18_USB cap :0.1uF+1uF (share u3, work for u3 or u2) AVDD33_USB cap 0.1uF+1uF
(H)SGMII	AVDD09_SGMII cap :0.1uF+1uF AVDD18_SGMII cap :0.1uF+1uF
DRAM	follow HDK
DRAM controller	follow HDK

**Table 4-1 : Power cap list**

## 4.1.3.1 U3/HSGMII Power cap

Please follow HDK to add USB3.0/HSGMII cap 1uF+0.1uF for each power pin.





Fig 4-4 : U3+HSGMII Power caps

### 4.1.3.2 DRAM Power Caps


Please follow HDK to add SOC\_DDR Controller Caps follow HDK



**Fig 4-5 : DRAM controller and DRAM Power Cap**

### 4.1.3.3 VCCK CORE Power cap

Please follow HDK to add VCCK for power pin.



**Fig 4-6 : VCCK Power caps**

## 4.1.4 MT7981B+MT7976C Power Plan




Fig 4-7 : MT7981B + MT7976C power plan

The MT7981B+MT7976 total core powers are mentioned in Table 4-2 (refer to the power plan example of Fig 4-4)

Type	PN	Input	Output	Current(mA)	Enable pin
BUCK	RT6254B	12	3.3	3350	12V
BUCK	RT6255B	12	0.87	4100	12V
BUCK	RT6252B	12	1.8	1650	12V
LDO	RT9078N-08(adj.)	1.8	0.9	80	1.8V
LDO	RT9078-12GJ5/GQZ	1.8	1.2	70	1.8V
LDO	RT9078-18GJ5/GQZ	3.3	1.8	100	1.8V
LDO-DDR3	RT9081 (500mA)	1.8(3.3)	1.5	350	1.8V

Table 4-2 : MT7981B+MT7976 power table

## 4.1.5 MT7981B power on sequence




Fig 4-8 : MT7981B power on sequence

## 4.1.6 Reset

Fig 4-9 : Reset circuits.




Fig 4-9 : Reset circuit

## 4.1.7 GPIO definition

Pin Name	Aux Func.0	Aux Func.1	Aux Func.2	Aux Func.3
GPIO_WPS	B:GPIO0			
GPIO_RESET	B:GPIO1			
SYS_WATCHDOG	B:GPIO2	O:SYS_WATCHDOG		
JTAG_JTDO	B:GPIO4	O:JTAG_JTDO	O:WM_JTAG_JTDO	I1:UART2_RXD
JTAG_JTDI	B:GPIO5	I1:JTAG_JTDI	I1:WM_JTAG_JTDI	O:UART2_TXD
JTAG_JTMS	B:GPIO6	B1:JTAG_JTMS	I1:WM_JTAG_JTMS	I1:UART2_CTS
JTAG_JTCLK	B:GPIO7	I1:JTAG_JTCLK	I1:WM_JTAG_JTCLK	O:UART2_RTS
JTAG_JTRST_N	B:GPIO8	I0:JTAG_JTRST_N	I0:WM_JTAG_JTRST_N	O:GBE_LED0
WO_JTAG_JTDO	B:GPIO9	O:WO0_JTAG_JTDO		
WO_JTAG_JTDI	B:GPIO10	I1:WO0_JTAG_JTDI		
WO_JTAG_JTMS	B:GPIO11	B1:WO0_JTAG_JTMS		
WO_JTAG_JTCLK	B:GPIO12	I1:WO0_JTAG_JTCLK		
WO_JTAG_JTRST_N	B:GPIO13	I0:WO0_JTAG_JTRST_N	O:PWM0	O:GBE_LED1
USB_VBUS	B:GPIO14	O:DRV_VBUS	O:PWM1	
PWM0	B:GPIO15	O:PWM0	O:EMMC_RSTB	O:PWM1
SPI0_CLK	B:GPIO16	O:SPI0_CLK	B1:EMMC_DAT0	O:SNFI_CLK
SPI0_MOSI	B:GPIO17	B0:SPI0_MOSI	B1:EMMC_DAT1	B0:SNFI_MOSI
SPI0_MISO	B:GPIO18	B0:SPI0_MISO	B1:EMMC_DAT2	B0:SNFI_MISO
SPI0_CS	B:GPIO19	O:SPI0_CS	B1:EMMC_DAT3	O:SNFI_CS
SPI0_HOLD	B:GPIO20	B0:SPI0_HOLD	B1:EMMC_DAT4	B0:SNFI_HOLD
SPI0_WP	B:GPIO21	B0:SPI0_WP	B1:EMMC_DAT5	B0:SNFI_WP
SPI1_CLK	B:GPIO22	O:SPI1_CLK	B1:EMMC_DAT6	I1:UART2_RXD
SPI1_MOSI	B:GPIO23	O:SPI1_MOSI	B1:EMMC_DAT7	O:UART2_TXD
SPI1_MISO	B:GPIO24	I0:SPI1_MISO	B1:EMMC_CMD	I1:UART2_CTS
SPI1_CS	B:GPIO25	O:SPI1_CS	B1:EMMC_CLK	O:UART2_RTS
SPI2_CLK	B:GPIO26	O:SPI2_CLK	I1:UART1_RXD	
SPI2_MOSI	B:GPIO27	B0:SPI2_MOSI	O:UART1_TXD	
SPI2_MISO	B:GPIO28	B0:SPI2_MISO	I1:UART1_CTS	
SPI2_CS	B:GPIO29	O:SPI2_CS	O:UART1_RTS	
SPI2_HOLD	B:GPIO30	B0:SPI2_HOLD	O:WF2G_LED	
SPI2_WP	B:GPIO31	B0:SPI2_WP	O:WF5G_LED	
UART0_RXD	B:GPIO32	I1:UART0_RXD		
UART0_TXD	B:GPIO33	O:UART0_TXD		
WF2G_LED	B:GPIO34	O:WF2G_LED	B1:PCIE_CLK_REQ	
WF5G_LED	B:GPIO35	O:WF5G_LED	I1:PCIE_WAKE_N	
SMI_MDC	B:GPIO36	O:SMI_MDC	B1:I2C_SCL	I1:GBE_EXT_MDC
SMI_MDIO	B:GPIO37	B0:SMI_MDIO	B1:I2C_SDA	B1:GBE_EXT_MDIO
GBE_INT	B:GPIO38	I0:MT7531_INT		
GBE_RESET	B:GPIO39			


Table 4-3 : MT7981B GPIO definition

## 4.1.8 Strapping option

MT7981B can option to boot from SPIM\_NOR/SPIM\_NAND/eMMC/SNFI-NAND.  
The difference of SPI-NAND and SNFI-NAND is ECC Free.


- 01 SPIM w/ an external **on-die ECC** flash (ECC Free)
- 11 SNFI w/ an external **no on-die ECC** flash

PAD Name	CR Address	GPIO Number	
USB_VBUS		GPIO14	{PWM0, USB_VBUS} 00 : SPIM-NOR 01 : SPIM-NAND -->SD
PWM0		GPIO15	10 : EMMC 11 : SNAND(SNFI)-->SD
SPI2_CLK		GPIO26	1 : 40Mhz (A Die Xtal)




**SPI2 to SPIM-NOR Flash**

**SPI0 to SPIM-NAND/SNFI-NAND Flash**



SPI Nor Flash




SPI NAND Flash

**Fig 4-10 : MT7981B strapping option**

## 4.1.9 JTAG

GPIO\_4~13 share w/ JTAG mode, GPIO4~8 internal pull up, the schematic change these signal pull up to prevent current leakage.

Pin Name	Aux Func.0	Aux Func.1
JTAG_JTDO	B:GPIO4	O:JTAG_JTDO
JTAG_JTDI	B:GPIO5	I1:JTAG_JTDI
JTAG_JTMS	B:GPIO6	B1:JTAG_JTMS
JTAG_JTCLK	B:GPIO7	I1:JTAG_JTCLK
JTAG_JTRST_N	B:GPIO8	I0:JTAG_JTRST_N
WO_JTAG_JTDO	B:GPIO9	O:WO0_JTAG_JTDO
WO_JTAG_JTDI	B:GPIO10	I1:WO0_JTAG_JTDI
WO_JTAG_JTMS	B:GPIO11	B1:WO0_JTAG_JTMS
WO_JTAG_JTCLK	B:GPIO12	I1:WO0_JTAG_JTCLK
WO_JTAG_JTRST_N	B:GPIO13	I0:WO0_JTAG_JTRST_N



**Fig 4-11 : MT7981B JTAG**

## 4.1.10 TSAUX

TSAUS block is design for thermal sensor. TSAUX\_MD pin should be supplied by 1.8V. MT7976 has an internal thermal sensor too. Keep AUXIN0/1/2 floating or tie to GND in case the pin is not used. SAUX\_REFP is sensitive and please keep away from any noise.

< 85 degree C, the thermal tolerance around 5%, > 85 degree C, the tolerance around 7~8%.




Fig 4-12 : TSAUX for thermal sensor

## 4.1.11 PLL

PLLGP\_TP and PLLGP\_TN are internal debug pins, please keep floating.




Fig 4-13 : PLLGP\_TP/TN (internal debug pins)

## 4.1.12 CKSQ

Connect AVDD18\_CKSQ to AVDD18 with 1uF+0.1uF cap, and AVDD12\_CKSQ connect to AVDD12 with 1uF+0.1uF cap.

### 4.1.13 AFE Control Signal

The control signal of TOP\_CLK/HB0/HB0\_B are clock signal; One RC circuit for TOP\_CLK signal and two RC circuits for HB0 & HB0\_B should be reserved to prevent WIFI RX desense. And 4.7pF are recommended for the caps that are closed to MT7981.




Fig 4-14 : TOP\_CLK/HB0/HB0\_B signal design

### 4.1.14 AFE power Cap

1uF+0.1uF should be placed close to AVDD12\_WGB/AVDD18\_WGB pins.




Fig 4-15 : AFE power Cap

## 4.1.15 AFE AIQ design guideline

1. WF2/3/4 IQ Pairs w/solid GND plane and via
2. Trace width 4/4/4mil
3. AIQ Length <35mm
4. Caps close to MT7976
5. 0.6pF on WF4 QP/QN pair only, other IQ pairs with caps but NI.




Fig 4-16 : AIQ design guideline

## 4.1.16 WIFI RX desense by SGMI I interference design notice

A 0805/0R resistor is recommended to be reserved on 1.8VD power trace.  
 A 0603/0R resistor is recommended to be reserved on 0.9VD power trace.





Fig 4-17 : Solution for WIFI RX desense by SGMI I interference

4.1.17 VQPS

VQPS for internal eFuse voltage supply, default tie to GND.




Fig 4-18 : VQPS pin should be connected to GND

## 4.2 PCB Layout

### 4.2.1 4L PCB stack-up

PCB Stack up							Impedance (mil)							
Layer	Type			Thickness (mil)		DK	Single end +/-10%				Diff end +/-10%			
Top Side Solder Mask							線寬(mil)	參考層	ohm值	理論值	線寬(mil)	參考層	ohm值	理論值
L1	TOP	Differential & Signal	Copper+Plating	1.40	mil		7.5(7.5)	L2	50	49.71	6/4.5(5)	L2	85	85.70
			Prepreg	4.85	mil	3.98					5/4.5(4.5)	L2	90	90.59
			Copper	1.25	mil		6(7)	L1	50	49.55				
			Core	44.50	mil	4								
L3			Copper	1.25	mil		6(7)	L4	50	49.55	5/6(8)		90	89.32
			Prepreg	4.85	mil	3.98								
L4	BOT	Differential & Signal	Copper+Plating	1.40	mil		7.5(7.5)	L3	50	49.71	6/4.5(5)	L3	85	85.70
											5/4.5(4.5)	L3	90	90.59
											4.5/5.5(5)	L3	100	99.57
Bottom Side Solder Mask				0.80	mil									
Total				61.10	mil									
				1.55	mm									

Table 4-4 : 4L PCB stack-up

### 4.2.2 MT7981B RFB

For power on calibration, the antennas or 50 ohm loadings of the WiFi ports should be connected in advance before the system power turned-on.





Fig 4-19 : MT7981B RFB Top view

## 4.2.3 MT7981B reflow profile




*Notes;*

1. Reflow profile guideline is designed for SnAgCu lead-free solder paste.
2. Reflow temperature is defined at the the lead of package.
3. MTK would recommend customer following the solder paste vendor's guideline to design a profile appropriate your line and products.
4. Appropriate N<sub>2</sub> atmosphere is recommended since it would widen the process window and mitigate the risk for having solder open issues.

**Fig 4-20 : MT7981B reflow profile**

## 4.2.4 DDR PCB guidelines

- DDR signals group :
  - Clock group : MCLK P/N ( $\leq 20\text{mm}$ , Skew  $\leq 0.5\text{mm}$ )
  - Data groups : DQS P/N. (length  $\leq 17\text{mm}$  , Skew  $\leq 0.5\text{mm}$ ,)
  - Data groups : DQM, DQ, DQS (length  $\leq 17\text{mm}$  , DQvsDQsvsDQM Skew  $\leq 7\text{mm}$ )
  - Address, Command and Control group : Address ( includes BA ), Command ( /RAS, /CAS, /WE ), Control ( /CS, CKE, ODT ). (length  $\leq 55\text{mm}$  , Skew  $\leq 35\text{mm}$ )
  - Power groups : DVDD08, VDDIO, VREF.
- Routing order:
  - 1) Data, VREF, 2) Address/Command, 3) Control, 4) Clocks, and 5) Power
  - Referenced to the solid ground plane.
  - Layer transition should accompany GND via.
- Routing constraint:



All the signal routing and caps location, please **MUST follow HDK layout**




Fig 4-21 : DDR SOC and DRAM Power Cap placement

## 4.2.5 USB2/3

- Keep USB2\_DP/DM and USB3 pairs (SSUSB\_TX/SSUSB\_RX) differential pairs routing with well “GND shielding”.
- Impedance is **90-ohm ± 10% (differential)**
- USB2.0 PCB routing **P/N skew <50mils**
- USB3.0 On board **Trace <6000mils** (base on PCBA & eye diagram margin).
- USB3.0 PCB routing **P/N skew < 5mils** for total length from IC to Connector.
- USB\_5V power trace  $\geq 20\text{mil}$







Fig 4-22 : USB3.0/USB2.0 layout notice

## 4.2.6 HSGMII layout noitce

- Separate each HSGMII pairs (SGMII\_TX / SGMII\_RX) with “well GND shielding”
- SGMII\_0 Impedance is **100-ohm ± 10% (differential)**
- SGMII\_1 Impedance is **90-ohm ± 10% (differential)**(shared pin with USB3)
- SGMII On board Trace<6000mils (base on PCBA & eye diagram margin).
- SGMII PCB routing P/N skew < 5mil for total length from IC to Connector.
- SGMII\_0 TX/RX pairs P/N need to swap between MT7981 and MT7531  
P(host) to N (device)  
N(host) to P (device)
- SGMII\_1 TX/RX pairs P/N doesn't need to swap between MT7981 and MT7531

### [SGMII\_0 SCH/PCB design]



## [SGMII\_1 SCH/PCB design]





Fig 4-23 : MT7981 HSGMII layout guideline

#### 4.2.7 Ethernet 10/100/1Gbps TX

- The Tx+/Tx- and Rx+/Rx- traces should always be as short as possible
- The individual trace impedance of Tx+/Tx- and Rx+/Rx- must be kept the differential characteristic impedance of the pair **must be 100 ohm**.
- Avoid placing noisy digital signal traces near these sensitive pins.
- Internal GPHY Trace < 2500mils (highlight)




Fig 4-24 : The shielding line example of Ethernet layout

#### 4.2.8 Buck/LDO design

Most of the power domain of MT7981B are routing by power trace.  
VCCK and VDD\_EMI (DDR power) are routing by power plane.




Fig 4-25 : The power deign of MT7981B.

## 4.2.8.1.1 VCKK voltage feedback pin design rule

- Short bar R9289 pads must be placed **very closely to MT7981B DVDD\_CORE power ball and the traces must be well grounded**
- 
- The VCKK CORE(0.87V) max power current is 4.1A, the power plant must be well and shorten the distance between regulator and MT7981B to prevent voltage drop.
- The DVDD\_CORE(0.87V) feedback signal Must leave noise signal far away, LX is noise source







Fig 4-26 : The VCKK CORE Feedback pin layout guidelines.

## 4.2.8.1.2 Buck/LDOs layout guideline summary


### RT6255BHGGJ6F (0.872V)




### RT6254BHGGJ6F(3.3V)




## RT6253BHGJ6F(1.8V)



## RT6252BHGJ6F(5V)



RT9081AGQZA(1.5V)  
 RT9078AGQZA(0.9/1.2/1.8V LDO)



4.2.9 WiFi iPAiLNA

For iPAiLNA, from WF0 to WF4, each port's chip out to I-pex trace length should be kept the same and the impedance is designed as 50 ohm to obtain the same RF performance at each I-pex port. For RF and Xtal traces, the GND shielding vias along the RF traces are suggested/required. 錯誤! 找不到參照來源。 lists the RF matching values and its component part numbers. The different value at different RF streams are highlighted in blue color. The Tx/Rx RF performance may need to be checked/tuned again if the component vendor is changed.





Fig 4-27 : MT7976 RF trace layout guideline

## MT7976 RF Matching Flow



### How to Get Psat


Observing peak power index in WLAN tester UI as below picture. Increasing wanted power until peak power saturates. This point is Psat. MT7976 Psat specification should be around G band 28.5~29dBm, A band 27.5~28dBm at IC chip out.

Measurement	Value	Unit	Other Info:
By Analyzed Signal:			802.11a/g Packet Type
Power	22.23	dBm	Non-HT Packet Format
Peak Power	27.61	dBm	20 Channel BW (MHz)
Phase Error	0.92	deg	1 Analyzed Signals
Frequency Error	-32.42	kHz	1 Spatial Streams
Symbol Clock Error	-12.00	ppm	1 Space-Time Streams
LO Leakage	-35.38	dB	39 Symbols 64 Tones
Amplitude Imbalance	0.03	dB	Long Guard Interval
Phase Imbalance	-0.09	deg	7 Mod. & Coding Scheme
By Stream:			BCC Coding Type
EVM	-21.95	dB	3/4 Coding Rate
EVM (%)	7.99	%	54.0 Data Rate (Mbps)
EVM Data	-21.92	dB	64-QAM Modulation Type
EVM Pilot	-22.27	dB	1028 PSDU Length (Bytes)
			Passed PSDU CRC
			-- VHT-SIG-A CRC
			-- VHT-SIG-B CRC
			Passed L-SIG Parity Check
			10 L-STF Periods Detected

Fig 4-28 : iPA/iLNA RF matching

## 4.2.10 AIQ trace length control (don't need to impedance control)

2.4G/5G AIQ trace length should be control under 3.5cm. For AIQ and Xtal traces, the GND shielding vias along the AIQ traces are suggested/required, for AIQ GND plant should be keep 4 mil(4-4-4-4). A band: the capacitors on AIQ trace for BW160 requirement.





**Fig 4-29 : The G-band/A Band A die AIQ layout**

## 4.2.11 AFE WRI trace design guide

WF0/1\_HB0~10 must control the same length the WF0 or WF1 group delta can't over 15mm (Timing around 100ps)

Two RC circuits for HB0 & HB0\_B should be reserved to prevent WIFI RX desense. And 4.7pF are recommended for the caps that are closed to MT7981.



**Fig 4-30 : WF0 HB0/HB0\_B is CLK keep other signal away**

## 4.2.12 PA AVDD33 power De-cap placement.

De-cap location is as close as possible to the MT7976 power pin.

De-cap capacitor location placed from small capacitance to large capacitance.

- IC pin → 1pF → 10pF → 1uF






Fig 4-31 : PA AVDD33 power De-cap placement

### 4.2.13 GND connection.

1. Make sure that the GND of the IC is connected to the EPAD GND plane.
2. Enhance & improve GND return path.



**Fig 4-32 : GND connection**

## 4.2.14 MT7976 thermal via.

3. In the MT7976 E-pad, using a via hole with 2mm diameter to improve heat dissipation efficiency.
4. Remove solder mask improve thermal.
5. Add more GND via on EPAD to improve heat dissipation.





Fig 4-33 : Thermal via

**4.2.15** MT7976 Xtal trace

1. Isolated Crystal trace and 3.3V
2. Need to keep-out in layer 2 → Cload consideration
3. Reserve 0R for debugging
4. Well-grounded required



**Fig 4-34 : MT7976 Xtal Trace**

## 4.2.16 MT7976 Power Trace Routing Rule

1. Separate 3.3V PA to WF0/1 & WF2/3/4.
2. Using star connection routing to 3.3V PA power trace.
3. PA power trace width > 0.7mm





Fig 4-35 : MT7976 Power Trace Routing Rule

## 4.2.17 MT7976 5G PA Power Trace Routing Rule

1. Separate 3.3V PA\_A & PAD\_A power trace (A band).
2. Using star connection routing to 3.3V PA& PAD power trace.
3. PA power trace width > 0.7mm (yellow line)
4. PAD power trace width > 0.3mm (pink line)



**Fig 4-36 : MT7976 5G PA Power Trace Routing Rule**

## 4.2.18 MT7976 1.8V Power Trace Routing Rule

1. Using star connection routing to RF 1.8V power trace.
2. RF 1.8 trace width > 0.2mm (input to IC)





Fig 4-37 : MT7976 1.8V Power Trace Routing Rule

## 4.2.19 MT7976 Band-gap pin isolate

1. Isolated Band-gap pin(pin102/141).
2. Band gap power trace must be separated from 3.3V PA power trace, don't be tied with 3.3V PA
3. Notice band gap pin grounding.



**Fig 4-38 : MT7976 Band-gap pin isolate**



## 4.2.22 Co-CLK design

There are two clock input from MT7976 to MT7981B:

- **Typical 40MHz, 1.2Vpp**
- Each layer's signal & ground keep out area is shown below (L1/L2/L3/L4)
- The OSC trace should be well GND shielding, at least two GND via space to AIQ signal.




Fig 4-41 : OSC guidelines

## 4.2.23 Flash Interface

There are 4 kinds flash support by MT7981B, SPIM-NOR, SPIM-NAND(ECC free), eMMC, SNFI (SPI NAND host ECC)

### 4.2.23.1.1 SPI Flash (SPI NAND Flash Interface (SNFI), SPIM NAND, SPI NOR)

For SPI CLK/Data Bus :

- Add a damping resistor on the SPI-CLK , and place it close to SPI-NAND device, and the damping R is recommend to be fined tuned by over/under-shoot waveform.
- The max recommended routing length of CLK/Data is 4000mil
- The difference of CLK/Data bus length  $\leq 400$ mil
- $\leq 3$  through holes on the CLK/Data bus
- SPI-CLK routing trace could be well protected with solid GND plane (option)




Fig 4-42 : SPI Flash layout guidelines

## 4.2.23.1.2 eMMC 4.5

For eMMC 4.5 **only support 3.3V power**, and share bus with SPI0/SPI1/PWM0:

Layout guide should follow eMMC design guide

- Mismatch within DAT0~DAT7  $\leq 300$  mil
- CLK to DAT0-7 mismatch  $\leq 300$  mil
- CLK to CMD mismatch  $\leq 300$  mil
- CLK to RST\_N mismatch  $\leq 1000$  mil

Decoupling CAPs should be placed close VCC/VCCQ pins.




Fig 4-43 : eMMC NAND SCH/PCB deign



## 4.3 MT7981B & MT7976 Thermal Characteristics

Thermal characteristics when stationary without an external heat sink in an air-conditioned environment.

Symbol	Description	Performance	
		Typ	Unit
TJ	Maximum Junction Temperature (Plastic Package)	125	°C
θJA	Junction to ambient temperature thermal resistance[1] for JEDEC 2L PCB	23.65	°C/W
θJA	Junction to ambient temperature thermal resistance[1] for JEDEC 4L PCB	18.05	°C/W
θJB	Junction to bottom temperature thermal resistance	8.41	°C/W
θJC	Junction to case temperature thermal resistance	8.05	°C/W
ψJt	Junction to the package thermal resistance for JEDEC 2L PCB	1.75	°C/W
ψJt	Junction to the package thermal resistance for JEDEC 4L PCB	1.15	°C/W

**Table 4-5 : MT981B Thermal Characteristics**

<b>MT7976:</b>	
Thermal characteristics without external heat sink in still air condition	
Thermal Resistance θJA (°C /W) for JEDEC 2L system PCB.....	26.59°C/W
Thermal Resistance θJA (°C /W) for JEDEC 4L system PCB.....	18.51°C/W
Thermal Resistance θJC (°C /W) for JEDEC system PCB.....	2.94 °C/W
Thermal Resistance θJB (°C /W) for JEDEC system PCB.....	2.68 °C/W
Thermal Characterization parameter ψJt (°C /W) for JEDEC 2L system PCB.....	2.34 °C/W
Thermal Characterization parameter ψJt (°C /W) for JEDEC 4L system PCB.....	1.48 °C/W
NOTE: JEDEC 51-7 system FR4 PCB size: 76.2x114.3mm (3"x4.5")	

**Table 4-6 : MT7976 Thermal Characteristic**



## 5 PHY test commands

---

### 5.1 Ethernet PHY test commands

#### 5.1.1 MT7531 1000-TX mode command

Command format: switch phy cl22 w [port] [CR address] [value]

<Example> port0 test command

Test mode1

```
switch phy cl22 w 0 31 0x0;           //switch to P0 register offset to 0x0
switch phy cl22 w 0 0 0x0140;         //forced link P0 at 1000Mbps
switch phy cl22 w 0 9 0x2600;         //Set transmit test mode 1
```

Test mode2

```
switch phy cl22 w 0 31 0x0;           //switch to P0 register offset to 0x0
switch phy cl22 w 0 0 0x0140;         //forced link P0 at 1000Mbps
switch phy cl22 w 0 9 0x4600;         //Set transmit test mode 2
```

Test mode3

```
switch phy cl22 w 0 31 0x0;           //switch to P0 register offset to 0x0
switch phy cl22 w 0 0 0x0140;         //forced link P0 at 1000Mbps
switch phy cl22 w 0 9 0x6600;         //Set transmit test mode 3
```

Test mode4

```
switch phy cl22 w 0 31 0x0;           //switch to P0 register offset to 0x0
switch phy cl22 w 0 0 0x0140;         //forced link P0 at 1000Mbps
switch phy cl22 w 0 9 0x8600;         //Set transmit test mode 4
```

## 5.1.2 MT7531 100-TX mode command

<Example> port0 test command

#MDI

```
switch phy cl22 w 0 31 0x0;
switch phy cl22 w 0 0 0x2100; //forced link P0 at 100Mbps
switch phy cl45 w 0 0x1e 0x145 0x5010; //switch to MDI
```

#MDIX

```
switch phy cl22 w 0 31 0x0;
switch phy cl22 w 0 0 0x2100; //forced link P0 at 100Mbps
switch phy cl45 w 0 0x1e 0x145 0x5018; //switch to MDIX
```

## 5.1.3 MT7531 10-T mode command

<Example> port0 test command

#MDI/MDIX

```
switch phy cl45 w 0 0x1e 0x145 0x5010; //switch to MDI
switch phy cl45 w 0 0x1e 0x145 0x5018; //switch to MDIX
```

#Normal ([note: must be apply for Random and Harmonic test items](#))

```
switch phy cl22 w 0 31 0x0; //switch to P0 register offset to 0x0
switch phy cl22 w 0 00 0x0100; //forced link P0 at 10Mbps
switch phy cl45 w 0 0x1e 0x145 0x5010; //switch to MDI
switch phy cl45 w 0 0x1e 0x33 0x0177; //disable EEE function
```

#Random packet

```
switch phy cl22 w 0 31 0x0001;
switch phy cl22 w 0 29 0xf842;
```

#Harmonic ([note: this command can't return to do other test items, please reboot if need](#))

```
switch phy cl22 w 0 31 0x0;
switch phy cl22 w 0 00 0x0100;
switch phy cl45 w 0 0x1e 0x145 0x5010;
switch phy cl45 w 0 0x1e 0x33 0x0177;
switch phy cl22 w 0 31 0x0001;
switch phy cl22 w 0 29 0xfe40;
```



## 5.1.4 MT7981 1000-TX mode command

<Example> port0 test command

Command format: `mii_mgr -s -p [port] -r [CR address] -v [value]`

Command format: `mii_mgr_cl45 -s -p [port] -d [CR address1] -r [CR address2] -v [value]`

#1000 test mode1

```
mii_mgr -s -p 0 -r 31 -v 0x0
mii_mgr -s -p 0 -r 00 -v 0x0140
mii_mgr -s -p 0 -r 09 -v 0x2600
```

#1000 test mode2

```
mii_mgr -s -p 0 -r 31 -v 0x0
mii_mgr -s -p 0 -r 00 -v 0x0140
mii_mgr -s -p 0 -r 09 -v 0x4600
```

#1000 test mode3

```
mii_mgr -s -p 0 -r 31 -v 0x0
mii_mgr -s -p 0 -r 00 -v 0x0140
mii_mgr -s -p 0 -r 09 -v 0x6600
```

#1000 test mode4

```
mii_mgr -s -p 0 -r 31 -v 0x0
mii_mgr -s -p 0 -r 00 -v 0x0140
mii_mgr -s -p 0 -r 09 -v 0x8600
```

## 5.1.5 MT7981 100-TX mode command

#MDI

```
mii_mgr -s -p 0 -r 31 -v 0x0
mii_mgr -s -p 0 -r 00 -v 0x2100
mii_mgr_cl45 -s -p 0 -d 0x1e -r 0x145 -v 0x5010;
```

#MDIX

```
mii_mgr -s -p 0 -r 31 -v 0x0
mii_mgr -s -p 0 -r 00 -v 0x2100
mii_mgr_cl45 -s -p 0 -d 0x1e -r 0x145 -v 0x5018;
```

## 5.1.6 MT7981 10-TX mode command

```
# MDI/MDIX (default use MDI below)
mii_mgr_cl45 -s -p 0 -d 0x1e -r 0x145 -v 0x5010;
mii_mgr_cl45 -s -p 0 -d 0x1e -r 0x145 -v 0x5018;

#Normal link pulse: (note: must be apply for Random and Harmonic test items)
mii_mgr -s -p 0 -r 0x1f -v 0x0;
mii_mgr -s -p 0 -r 0x0 -v 0x0100;
mii_mgr_cl45 -s -p 0 -d 0x1e -r 0x145 -v 0x5010; //MDI
mii_mgr_cl45 -s -p 0 -d 0x1e -r 0x33 -v 0x0177;

#Random packet:
mii_mgr -s -p 0 -r 0x1f -v 0x0001;
mii_mgr -s -p 0 -r 0x1d -v 0xf842;

#Harmonic (note: this command can't return to do other test items, please reboot if need)
mii_mgr -s -p 0 -r 0x1f -v 0x0;
mii_mgr -s -p 0 -r 0x0 -v 0x0100;
mii_mgr_cl45 -s -p 0 -d 0x1e -r 0x145 -v 0x5010;
mii_mgr_cl45 -s -p 0 -d 0x1e -r 0x33 -v 0x0177;

mii_mgr -s -p 0 -r 0x1f -v 0x0001;
mii_mgr -s -p 0 -r 0x1d -v 0xf840;
```

## 5.2 USB3 compliance test command

USB3 Compliance Test command

U3 driver default disable CTS mode , it need to set below register to enable CTS mode to test TX compliance. Enable CTS mode setting:

```
cd /sys/devices/platform/11200000.xhci;
echo 1 >usb3hqa;
```



## 5.3 USB 2.0 compliance test setting & command

### 5.3.1 USB 2.0 background information

MT7981 can support 1 USB 2.0 High speed ports, and below are register layout information.

port	offset	bank
u2 port0	0x0000	MISC
	0x0100	FMREG
	0x0300	U2PHY_COM
u3 port0	0x0700	SPLL_C
	0x0800	CHIP
	0x0900	U3PHYD
	0x0a00	U3PHYD_BANK2
	0x0b00	U3PHYA
	0x0c00	U3PHYA_DA

### 5.3.2 Software programming

Enable xHCI USB 2.0 toolkits (Please check Software Engineer)

```
CONFIG_USB_XHCI_MTK_DEBUGFS=y  
CONFIG_DEBUG_FS=y
```

### 5.3.3 Eye-pattern parameter

To submit final your parameters tied in eye-pattern to \*.dts file of your project

```
&u2port0 {  
mediatek,eye-src = <0x04>;  
mediatek,eye-vrt = <0x04>;  
mediatek,eye-term = <0x05>;  
status = "okay";  
};
```

## 5.3.4 USB2 compliance Test Command

### 5.3.4.1 Host High-speed Signal Quality (EL\_2, EL\_3, EL\_6, EL\_7)

CLI: `echo -n test.packet 2 > /sys/devices/platform/11200000.xhci/hqa`

### 5.3.4.2 Host Controller Packet Parameter (EL\_21, EL\_22, EL\_23, EL\_25, EL\_55)

CLI: `echo -n test.getdesc 2 > /sys/devices/platform/11200000.xhci/hqa`

### 5.3.4.3 Host CHIRP Timing (EL\_33, EL\_34, EL\_35)

CLI: `echo -n test.enumusb 2 > /sys/devices/platform/11200000.xhci/hqa`

### 5.3.4.4 Host Suspend/Resume timing (EL\_39, EL\_41)

CLI (suspend): `echo -n test.suspend 2 > /sys/devices/platform/11200000.xhci/hqa`

CLI (resume): `echo -n test.resume 2 > /sys/devices/platform/11200000.xhci/hqa`

### 5.3.4.5 Host Test J/K, SE0\_NAK (EL\_8, EL\_9)

CLI (J): `echo -n test.j 2 > /sys/devices/platform/11200000.xhci/hqa`

CLI (K): `echo -n test.k 2 > /sys/devices/platform/11200000.xhci/hqa`

CLI (SE0): `echo -n test.se0 2 > /sys/devices/platform/11200000.xhci/hqa`

### 5.3.4.6 Drop Test

CLI: none

Refer USB Specification as below link:

[USB Electrical Compliance Specification v1.07.pdf](https://usb.org/sites/default/files/USB%202%200%20Electrical%20Compliance%20Specification%28v1.07%29.pdf)

<https://usb.org/sites/default/files/USB%202%200%20Electrical%20Compliance%20Specification%28v1.07%29.pdf>

## 5.4 SGMII TX Test command & SOP

### 5.4.1 Test Item

- A. TX Electrical
- B. TX Eye Mask.


Table 5-1 lists the test equipment and Figure 5-1. Shows the realistic setup connections.

### 5.4.2 Test Equipment

Equipment	Quantity
Agilent Scope (BW >8G)	1
BNC to SMA Connector (for scope)	2
RF cable with SMA	2
Agilent Scope Mask Test	1
Semi rigid cable with SMA < 5cm. (option : if no SMA Connector on board)	2

**Table 5-1 : SGMII TX Test Equipment**

### 5.4.3 Test Environment Setup



### 5.4.4 (H)SGMII Enable SSC Command

HSGMII SSC driver default is disable, Customer can use below command to enable SSC mode to compare RF de-sense or EMI.



MT7531 SSC enable :  
Port 6 (default is for CPU port)  
switch reg w 6110 40000000;  
switch reg w 6100 120044f;

Port 5  
switch reg w 5110 40000000;  
switch reg w 5100 120044f;

MT7981 SSC enable :  
HSGMII0  
regs w 0x10060110 0x40002000;  
regs w 0x10060100 0x12B484F;

HSGMII1  
regs w 0x10070110 0x40002000;  
regs w 0x10070100 0x12B484F;

## 5.4.5 (H)SGMII 2.5G/1G force speed command

MT7531A  
# port5  
# force 2.5G (Gen2)  
switch reg w 50e8 10  
switch reg w 5128 14817  
switch reg w 5020 31120009  
switch reg w 5000 140  
switch reg w 50e8 0

# force 1G (Gen1)  
switch reg w 50e8 10  
switch reg w 5128 14813  
switch reg w 5020 31120009  
switch reg w 5000 140  
switch reg w 50e8 0

# port6  
# force 2.5G (Gen2)  
switch reg w 60e8 10  
switch reg w 6128 14817  
switch reg w 6020 31120009  
switch reg w 6000 140  
switch reg w 60e8 0



# MT7981B HW Application Note

# force 1G (Gen1)  
switch reg w 60e8 10  
switch reg w 6128 14813  
switch reg w 6020 31120009  
switch reg w 6000 140  
switch reg w 60e8 0

MT7981  
# SG1 force 2.5G (gen2)  
regs w 100700e8 10  
regs w 10070128 14817  
regs w 10070020 31120019  
regs w 10070000 140  
regs w 100700e8 0


# SG1 force 1G (gen1)  
regs w 100700e8 10  
regs w 10070128 14813  
regs w 10070020 31120019  
regs w 10070000 140  
regs w 100700e8 0

# SG0 force 2.5G (gen2)  
regs w 100600e8 10  
regs w 10060128 14817  
regs w 10060020 31120019  
regs w 10060000 140  
regs w 100600e8 0

# SG0 force 1G (gen1)  
regs w 100600e8 10  
regs w 10060128 14813  
regs w 10060020 31120019  
regs w 10060000 140  
regs w 100600e8 0

## 5.4.6 Test Procedure (TX Timing)



1. Do scope channel (ex: CH1 and CH3) probe calibration first (**\* Must**).



2. Use two RF cables with SMA to connect with DUT “SGMII\_TX\_P” and “SGMII\_TX\_N” to Agilent Scope “Channel 1 (TXP)” and “Channel 3 (TXN)”. Refer to Figure 1-1.



3. In Scope menu:

Setup → Channel 1 → **Differential Channel 1&3** → select (  ) → Channel1-3



**4. Measure** → **Add Measurement** → Select measurement items below.

- Rise time (Typical use 20% ~ 80% , Gen2 by level mode , ex: +/-250mV)
- Fall time
- V p-p
- Unit Interval
- Data rate



## 5. Electrical Measurement Result example.

### Gen1: 1.25G




### Gen2: 3.125G



## 5.4.7 Test Procedure (TX Eye Mask)

#Test command the same as TX Electrical Test (both Gen1/Gen2)


Scope Setup → Analyzer → select Mask Test.



### Enable Mask Test.



## Load Gen1/Gen2 & Near End/Far End Mask file.



## Example: Gen1 TX Eye Mask.

### Gen1/ Receiver - Far end template.






# MT7981B HW Application Note

Example: Gen2 TX Eye Mask.


## Gen2/ Receiver - Far end template.



## 5.4.8 TX Electrical Timing Spec


### Gen1 (1.25G) - Differential Transmitter Timing

Symbol	Parameter	Min	Typ	Max	Unit	Notes
UI	Unit Interval	799.92	800	800.08	ps	Mean value
T_X1	Eye Mask	-	-	0.15	UI	
T_X2	Eye Mask	-	-	0.4	UI	
T_Y1	Eye Mask	140	-	-	mV	
T_Y2	Eye Mask	-	-	400	mV	
V <sub>TX-DIFFp-p</sub>	Output Diff Voltage	300	500	800	mV	Vp-p
T <sub>TX-EYE</sub>	Minimum TX Eye Width	0.7	-	-	UI	
T <sub>TX-JITTER</sub>	Output Jitter	-	-	0.3	UI	
T <sub>TX-RISE</sub>	Output Rise Time	0.075	-	-	UI	
T <sub>TX-FALL</sub>	Output Fall Time	0.075	-	-	UI	
R <sub>TX</sub>	Differential Resistance	80	100	120	ohm	
C <sub>TX</sub>	AC Coupling Capacitor	80	100	120	nF	




## Gen1 (1.25G) - Differential Receiver Timing

Symbol	Parameter	Min	Typ	Max	Unit	Notes
UI	Unit Interval	799.92	800	800.08	ps	Mean value
T_X1	Eye Mask	-	-	0.3	UI	
T_Y1	Eye Mask	100	-	-	mV	
T_Y2	Eye Mask	-	-	600	mV	
V <sub>RX-DIFFp-p</sub>	Input Diff Voltage	200	-	1200	mV	
T <sub>RX-EYE</sub>	Minimum TX Eye Width	0.4	-	-	UI	
T <sub>RX-JITTER</sub>	Output Jitter	-	-	0.6	UI	1-T <sub>RX-EYE-MIN</sub>
R <sub>RX</sub>	Differential Resistance	80	100	120	ohm	




## HSGMII (3.125G) - Differential Transmitter Timing

Symbol	Parameter	Min	Typ	Max	Unit	Notes
UI	Unit Interval	319.96	320	320.04	ps	Mean value
T_X1	Eye Mask	-	-	0.175	UI	
T_X2	Eye Mask	-	-	0.4	UI	
T_Y1	Eye Mask	200	-	-	mV	
T_Y2	Eye Mask	-	-	800	mV	
V <sub>TX-DIFFp-p</sub>	Output Diff Voltage	800	900	1200	mV	V <sub>p-p</sub>
T <sub>TX-EYE</sub>	Minimum TX Eye Width	0.65	-	-	UI	
T <sub>TX-JITTER</sub>	Output Jitter	-	-	0.35	UI	
T <sub>TX-RISE</sub>	Output Rise Time	0.125	-	-	UI	
T <sub>TX-FALL</sub>	Output Fall Time	0.125	-	-	UI	
R <sub>TX</sub>	Differential Resistance	80	100	120	ohm	
C <sub>TX</sub>	AC Coupling Capacitor	80	100	120	nF	



## HSGMII (3.125G) - Differential Receiver Timing

Symbol	Parameter	Min	Typ	Max	Unit	Notes
UI	Unit Interval	319.96	320	320.04	ps	Mean value
T_X1	Eye Mask	-	-	0.3	UI	
T_Y1	Eye Mask	100	-	-	mV	
T_Y2	Eye Mask	-	-	600	mV	
V <sub>RX-DIFFp-p</sub>	Input Diff Voltage	200	-	1200	mV	Vp-p
T <sub>RX-EYE</sub>	Minimum TX Eye Width	0.4	-	-	UI	
T <sub>RX-JITTER</sub>	Output Jitter	-	-	0.6	UI	
R <sub>RX</sub>	Differential Resistance	80	100	120	ohm	





## 6 MT7981 Qualified Vendor List (QVL) Table

### 6.1 Introduction

This document describes the MT7981B qualified Crystals, DDRs and all types of flash memory that MT7981B SDK support. The DDR type is including DDR3(x16), DDR4 (x16). The Flash type is including Serial NOR, SPIM-NAND, SNFI NAND flash memory and eMMC. Customers are strongly recommended to design in with those parts that have been qualified by MTK.

### 6.2 Crystal

MT7981 support 40MHz, CL=10pF DIP and SMD crystal, QVL table as below:  
TBD

Vendor	Part Number	Package
TAS-SAW	TZ3451D	3225
SIWARD	XTL571150-M118-161	
YOKETAN	S32A-040000-T10-HSN-1AMKA	

Table 6-1 Crystal QVL Table

The table below lists the requirement for the XTAL.

Item	Spec.
Nominal Frequency	40MHz
Size	3.2mmx2.5mm
Operating Temperature Range	-40°C to +105°C
Frequency Tolerance (FL)	+/- 7 ppm @ 25°C +/- 3°C
Frequency Stability over Operating Temperature	+/- 15 ppm (referred to the value at 25°C) -40°C to +100°C +/- 20 ppm (referred to the value at 25°C) 100°C to +105°C
Equivalent Series Resistance (ESR)	15 Ω max.
Drive Level(DL)	400uW max
Shunt Capacitance (Co)	3.0 pF max
Load Capacitance (CL)	10 pF
Trim Sensitivity Over Load(Ts)	10~13 ppm/pF

Table 6-2 : XTAL oscillator requirement







## 7 Disclaimer

---

### **Proprietary Notice and Liability Disclaimer**

The confidential Information, technology or any Intellectual Property embodied therein, including without limitation, specifications, product features, data, source code, object code, computer programs, drawings, schematics, know-how, notes, models, reports, contracts, schedules and samples, constitute the Proprietary Information of MediaTek (hereinafter "Proprietary Information").

All the Proprietary Information is provided "AS IS". No Warranty of any kind, whether express or implied, is given hereunder with regards to any Proprietary Information or the use, performance or function thereof. MediaTek hereby disclaims any warranties, including but not limited warranties of non-infringement, merchantability, completeness, accuracy, fitness for any particular purpose, functionality and any warranty related to course of performance or dealing of Proprietary Information. In no event shall MediaTek be liable for any special, indirect or consequential damages associated with or arising from use of the Proprietary Information in any way, including any loss of use, data or profits.

MediaTek retains all right, title or interest in any Proprietary Information or any Intellectual Property embodied therein. The Proprietary Information shall not in whole or in part be reversed, decompiled or disassembled, nor reproduced or sublicensed or disclosed to any third party without MediaTek's prior written consent.

MediaTek reserves the right, at its own discretion, to update or revise the Proprietary Information from time to time, of which MediaTek is not obligated to inform or send notice. Please check back if you have any question. Information or items marked as "not yet supported" shall not be relied on, nor taken as any warranty or permission of use.

#### **MediaTek Inc. (Jhubei office)**

5F, No.5, Tai-Yuen 1st St.  
Jhubei City, Hsinchu County 302  
Taiwan, ROC  
Tel +886-3-560-0868  
Fax +886-3-560-0818  
<http://www.mediatek.com>