


AX6000 4L Panther ReBB_H RFB Schematic Block




MediaTek Confidential

MediaTek Inc.		No.1, Dusing Rd. 1, Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.		TEL:+886-3-567-0766 Fax:+886-3-578-7610
Block Diagram & Power on sequence				
Title				
Size B		Document Number MT7629 RFB		Drawn
Date: Monday, August 09, 2021		Sheet 1 of 15		Rev V01

Power Tree (MT7986B+MT7975x2_AX6000)

2021/04/15
update



MediaTek Confidential

MediaTek Inc.		No.1, Dusing Rd. 1, Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.		TEL: +886-3-567-0766 Fax: +886-3-578-7610
Power Tree				
		Title	Document Number	Rev
		Size B	MTMT7986B RFB	V10
		Date: Monday, August 09, 2021	Sheet 2 of 16	

20210329 V10

1. Draft Revision for MT7975
2. RSTB rename PAD_PMU_POR_B for page 07 and 08
3. Remove multi-rail power

20210506 V11

1. Pull high Bootstrap pin "PWM0"
2. Pull high DIG_RESETB and reserve HB9/HB10 connection.
3. Update 2G matChing


20210527 V12


1. Reserve MT7986 SG1 wire to MT7531 P5.
2. MT7531 2.5G PHY change control path to MT7986 MDC/MDIO

20210806 BOM update


1. update Power on sequence LOD 1.5VD should delay than AVDD18 at least 3 ms

MediaTek Confidential


MediaTek Inc.		No.1, Dusing Rd. 1, Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.		TEL: +886-3-567-0766 Fax: +886-3-578-7610
Change History				
	Title			
	Size	Document Number	Drawn	Rev
B		MT7986B RFB		V10
Date:	Monday, August 09, 2021		Sheet	3 of 16



DDR3 EXTR 40.2 ohm



Near MT7986 DRAM SIDE




For SOC DDR: 0201 *8 (Top) + 0201 *8 (Bottom)
 For Dram: 0201 *5

		Title MT7986B DRAM	
		Size B	Document Number MT7986B RFB
Date: Monday, August 09, 2021		Drawn	Rev V10
MediaTek Inc.		No.1, Dusing Rd. 1, Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.	TEL: +886-3-567-0766 Fax: +886-3-578-7610
MediaTek Confidential		Sheet 5 of 16	Date: Monday, August 09, 2021

1. U2_1 w/ U3
2. SG1 w/ 2.5G PHY, SG0 w/MT7531

USB differential impedance: 90 ohm

OFF-PAGE CONNECTION




Default BOM SG1 to Intel 2.5G PHY

pin 1 Co-pad



pin 1 Co-pad




GR76/G77 copad, GR75/GR78 copad
C7065/C7063 copad, C7066/C7064 copad

Co-pad






via change layer to PHY


co-layout




MediaTek Confidential			
MediaTek Inc.		No.1, Daxing Rd., Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.	
Title		MT7986B_Pcie_USB_SGMII	
Size		Document Number	
Customer		MT7986B RFB	
Date		Monday, August 09, 2021	
Sheet		6 of 16	




Panther ReBB, DVDD_CORE 0.85V/7.4A (0201 1u*16)







WFO_5G_iPaILNA TX Out Circuit









WF2_5G_iPaILNA TX Out Circuit





WF1_5G_iPaILNA TX Out Circuit



WF3_5G_iPaILNA TX Out Circuit





Each IQ Pairs w/ solid GND plane and via (trace width 4/4/0.1)







OFF-PAGE CONNECTION

SPI0_CS	<< SPI2_CLK	[4]
SPI0_CLK	<< SPI2_CLK	[4]
SPI0_MISO	<< SPI2_MISO	[4]
SPI0_HOLD	<< SPI2_HOLD	[4]
SPI0_WP	<< SPI2_WP	[4]
SPI2_CS	<< SPI2_CS	[4]
SPI2_CLK	<< SPI2_CLK	[4]
SPI2_MOSI	<< SPI2_MOSI	[4]
SPI2_HOLD	<< SPI2_HOLD	[4]
SPI2_WP	<< SPI2_WP	[4]
WPS_PBC	<< WPS_PBC	[4,10]
RST_PBC	<< RST_PBC	[4,10]
GPIO_0	<< GPIO_0	[4]
GPIO_1	<< GPIO_1	[4]
GPIO_3	<< GPIO_3	[4]
UART0_TXD	<< UART0_TXD	[4]
PWM0	<< PWM0	[4]
SYS_WATCHDOG	<< SYS_WATCHDOG	[4]



CLK work >40Mhz suggest add damping for Flash CLK
SPI2 to SPIM-NOR/SPIM-NAND Flash







Boot Strapping

Pin Name	Description	Boot Sequence
{GPIO_1, GPIO_0}	Boot mode	00: SPIM-NOR 01: SPIM-NAND (MTK suggest SPIM_NAND) 10: eMMC 11: SNFI-NAND (Don't suggest customer use)
{GPIO_3}	A-Die Mode	0: 2 A-Die keep low
UART_TX0	Second A Die Xtal mode	0 : XTAL mode 1 : Buffer mode
PWM0	XTAL frequency select	1 : 40MHz
SYS_WATCHDOG (for IAP only)	CPU 1.023V/0.85V select	MT7986B don't care


for ECC 1bit/4bit/8bit, zhe image need ECC




x: Don't care

JP setting	JP1	JP2	JP3	JP4	JP5
SPIM-NOR	2-3	2-3	1-2	1-2	1-2
SPIM-NAND	2-3	1-2	2-3	1-2	1-2
eMMC	1-2	2-3	x	1-2	1-2
SNFI-NAND	1-2	1-2	NC	2-3	2-3



Boot mode Jumper/Layout TXT indicate table





T1=0.95ms T2=1.7ms T3=3.13ms T4=3.13ms T5=3.57ms T5=4.5ms

Power on sequence

BUCK 3.3V → PQR/U2/IO/Adie/LDO*1

BUCK 0.85V → CORE/CA53 Vproc

BUCK 1.8V → CORE








LDO 0.9V → QPHY


LDO 1.2V → AFE/U2/CKSQ

LDO 1.8V → QPHY/U2/CKSQ

LDO 1.5V → DDR3





2021/08/06 LDO 1.5V delay at least 3ms than LDO1.8V





[4.15.16] MDC_1 << MDC_1
[4.15.16] MDIO_1 << MDIO_1

LANLED0
LANLED1
LANLED2
LANLED3
LANLED4
LANLED5
MDC_1
MDIO_1



MT7531AE

SGMII-P5 to 2.5G PHY
SGMII-RXP_P5 OR 2 C354 SGMII-RXP_PS_211 << SGMII-RXP_PS_211 [15]
SGMII-RXN_P5 OR 2 C355 SGMII-RXN_PS_211 << SGMII-RXN_PS_211 [15]

SGMII-TXP_P5 OR 2 1uF C360 SGMII-TXP_PS_211 << SGMII-TXP_PS_211 [15]
SGMII-TXN_P5 OR 2 1uF C361 SGMII-TXN_PS_211 << SGMII-TXN_PS_211 [15]

C354/C7069 copad, C355/C7070 copad
C360/C7068 copad, C361/C7067 copad

DVDDL=1.15V Max Load: VDDL 900mA (continue)

SGMII-P5 to 2.5G PHY


SGMII-P6 to MT7986 SGMII

DVDDL=1.15V


AVDD3_PLLGP

DVDDL

JTAG





GPIO 6 JTAG_JTDO
 GPIO_7 JTAG_JTDI
 GPIO_8 JTAG_JTMS
 GPIO_9 JTAG_JTCLK
 GPIO_10 JTAG_JTRST_N
 GPIO_11 W00_JTAG_JTDO
 GPIO_12 W00_JTAG_JTDI
 GPIO_13 W00_JTAG_JTMS
 GPIO_14 W00_JTAG_JTCLK
 GPIO_15 W00_JTAG_JTRST_N




default- JTAG CA53
sw confiig for WM0


default- JTAG W00
swconfiig for WM1/WO1




Reserved for debug



Shielding frame Hole





Pin 19: Add HW Strapping as PS_MDIO_VOLTAGE.
 (1) 1: 3.3V. (Pull-up 4.7K)
 (2) 0: 1.8V. (Pull-down 1k/Empty)

SPIM-NOR SOP-8

