

# VERSION HISTORY


## Index:

- P01: VERSION HISTORY
- P02: BLOCK DIAGRAM
- P03: POWER TREE
- P04: GPIO ASSIGNMENT
- P05: CPU DDR1
- P06: SYS OSC BESIDE CPU
- P07: POWER 1 USB
- P08: POWER 2
- P09: LCD
- P10: eMMC
- P11: AUDIO
- P12: TV
- P13: KEY IO-EXPAND
- P14: TWI RSB UART
- P15: CAMERA DIGI-AUDIO


Revision	Description	Date	Drawn	Checked	Approved
Ver0.1	AW_F1C200s_V10	2018-2-27	LY	YXB	

<b>FastSpeet Technology Co.,Ltd</b>		
Design Name		
FS_F1C200s_V10		
Size	Page Name	Rev
B	VERSION HISTORY	?
Date:	Friday, April 6, 2018	Sheet 1 of 9


# BLOCK DIAGRAM



# POWER TREE



# CPU




Low maintain 22ms to (3.3V \* 0.2)


<b>FastSpeed Technology Co.,Ltd</b>			
Design Name		FS_F1C200s_V10	
Size	Page Name	Rev	
B	CPU DDR1	?	
Date:	Friday, April 6, 2018	Sheet	4 of 9

# POWER 2

## DC-DC









# POWER 1




<b>FastSpeed Technology Co., Ltd</b>		
Design Name		
<b>AW_F1C200s_V10</b>		
Size	Page Name	Rev
B	<b>POWER</b>	?
Date:	Friday, April 6, 2018	Sheet 5 of 9

# LCD




<b>FastSpeed Technology Co.,Ltd</b>			
Design Name		AW_F1C200s_V10	
Size	Page Name	Rev ?	
B	LCD		
Date:	Saturday, April 7, 2018	Sheet	6 of 9

# IR MODULE




IR Receiver  
IR  
IR\_MODULE


# SPI NOR




# SDCARD





# TV OUT



# TV VRP/N





# TV IN




<b>FastSpeed Technology Co., Ltd</b>		
Design Name		
<b>AW_F1C200s_V10</b>		
Size	Page Name	Rev
B	TV	?
Date:	Friday, April 6, 2018	Sheet 8 of 9

# TWI RSB


## UART



# USB OTG



# TEST POINT



<b>FastSpeet Technology Co.,Ltd</b>		
Design Name		AW_F1C200s_V10
Size	Page Name	Rev
B	TWI RSB UART	?
Date:	Friday, April 6, 2018	Sheet 9 of 9