




D1-BGA337











CLOSED TO CPU




D1-BGA337










Title		
Size	Number	Revision
A4		
Date:	3/28/2022	Sheet of
File:	D:\My Project\..\AUDIO_USB.SchDoc	Drawn By:




Title		
Size	Number	Revision
A4		
Date:	3/28/2022	Sheet of
File:	D:\MyProject\...DDR3.SchDoc	Drawn By:







Title		
Size	Number	Revision
A4		
Date:	3/28/2022	Sheet of
File:	D:\My Project\..M.2.SchDoc	Drawn By:




Title		
Size	Number	Revision
A4		
Date:	3/28/2022	Sheet of
File:	D:\My Project\...POWER.SchDoc	Drawn By:



D1-BGA337




D1-BGA337



Title		
Size	Number	Revision
A4		
Date:	3/28/2022	Sheet of
File:	D:\My Project\...\SOC-FLASH.SchDoc	Drawn By:



XR829 A框上件, BC框NC  
 RTL8723DS AC框NC, B框上件  
 RTL8821CS A框NC, BC框上件



- AP-SDC1-CLK <-> WL\_SDIO\_CLK
- AP-SDC1-CMD <-> WL\_SDIO\_CMD
- AP-SDC1-D0 <-> WL\_SDIO\_D0
- AP-SDC1-D1 <-> WL\_SDIO\_D1
- AP-SDC1-D2 <-> WL\_SDIO\_D2
- AP-SDC1-D3 <-> WL\_SDIO\_D3
- WL-REG-ON <-> WL\_REG\_ON
- WL-WAKE-AP <-> WL\_WAKW\_AP
- AP-CLK24M-OUT <-> AP-CLK24M-OUT
- CLK-FANOUT1 <-> CLK-FANOUT1
  
- AP-UART1-TX <-> UART\_RX
- AP-UART1-RX <-> UART\_TX
- AP-UART1-RTS <-> UART\_CTS
- AP-UART1-CTS <-> UART\_RTS
- BT-WAKE-AP <-> BT\_WAKE\_AP
- AP-WAKE-BT <-> AP\_WAKE\_BT
- BT-RESETN <-> BT\_RST\_N

Title		
Size	Number	Revision
A4		
Date:	3/28/2022	Sheet of
File:	D:\My Project\...\WiFi.SchDoc	Drawn By: