



BL702/704/706

Datasheet

Version: 2.5

Copyright @ 2022

www.bouffalolab.com

Features

- Wireless
 - 2.4 GHz RF transceiver
 - Bluetooth® Specification v5.0
 - Bluetooth® Low Energy 1Mbps and 2Mbps
 - Bluetooth® Long Range Coded 500Kbps and 125Kbps
 - Zigbee 3.0, Base Device Behavior, Core Stack R21, Green Power
 - IEEE 802.15.4 MAC/PHY
 - Support BLE/zigbee coexistence
 - Integrated balun, PA/LNA
- MCU Subsystem
 - 32-bit RISC CPU with FPU
 - Level-1 cache
 - One RTC timer update to one year
 - Two 32-bit general purpose timers
 - Eight DMA channels
 - CPU frequency configurable from 1MHz to 144MHz
 - JTAG development support
 - XIP QSPI Flash/pSRAM with hardware encryption support
- Memory
 - 132KB RAM
 - 192KB ROM
 - 1Kb eFuse
 - Embedded Flash (optional)
 - Embedded pSRAM (BL704/BL706,optional)
- Security
 - Secure boot
 - Secure debug ports
 - QSPI Flash On-The-Fly AES Decryption (OTFAD)
 - AES-128, CTR+ mode
 - Support AES 128/192/256 bits
 - Support MD5, SHA-1/224/256/384/512
 - Support TRNG (True Random Number Generator)
 - Support PKA (Public Key Accelerator)
- Peripheral
 - USB2.0 FS (Full-Speed) device interface
 - IR remote control interface
 - One SPI master/slave
 - Two UARTs
 - Support ISO 17987(Local Interconnect Network)
 - One I2C master
 - One I2S master/slave
 - Five PWM channels
 - Quadrature decoder
 - Key-Scan-Matrix interface
 - 12-bit general ADC
 - 10-bit general DAC
 - PIR (Passive Infra-Red) detection
 - Ethernet RMIi interface(BL704/BL706)
 - Camera interface(BL706)
 - 15(BL702)/23(BL704)/31(BL706) Flexible GPIOs

(flexible)

– Active Tx

- Power Management

- Active CPU
- Idle
- Power Down Sleep (flexible)
- Hibernate
- Off
- Active Rx

- Clock

- External main clock XTAL 32MHz
- External low power consumption and the RTC clock XTAL 32/32.768kHz
- Internal RC 32kHz oscillator
- Internal RC 32MHz oscillator
- Internal System PLL
- Internal Audio PLL

quest@bouffalolab

1 Overview 9

2 Functional Description 10

 2.1 CPU 11

 2.2 Cache 11

 2.3 Memory 11

 2.4 DMA 11

 2.5 Bus 11

 2.6 Interrupt 13

 2.7 Boot 13

 2.8 Power 13

 2.9 Clock 13

 2.10 Peripherals 14

 2.10.1 GPIO 15

 2.10.2 UART 15

 2.10.3 SPI 15

 2.10.4 I2C 15

 2.10.5 I2S 16

 2.10.6 TIMER 16

 2.10.7 PWM 16

 2.10.8 IR (IR-remote) 17

 2.10.9 USB2.0(Full Speed) 17

 2.10.10 EMAC 17

 2.10.11 QDEC 18

 2.10.12 ADC 19

 2.10.13 DAC 19

 2.10.14 debug interface 19

3	Pin Definition	20
4	RF Characteristic	29
5	Power Consumption	30
6	Electrical Specifications	31
6.1	Absolute Maximum Rating	31
6.2	Operating Condition	31
6.2.1	Power characteristics	31
6.2.2	IO DC characteristics	32
6.2.3	Temperature sensor characteristics	32
6.2.4	General operating conditions	32
6.2.5	GPADC characteristics	33
7	Product use	35
7.1	Moisture Sensitivity Level(MSL)	35
7.2	Electro-Static discharge (ESD)	36
7.3	Reflow Profile	36
8	Reference Design	38
9	Package Information(QFN32)	39
10	Package Information(QFN40)	41
11	Package Information(QFN48)	43
12	Top Marking Definition	45
13	Ordering Information	46
14	Revision history	48

List of Figures

1.1	Block Diagram	9
2.1	System Architecture	10
2.2	Clock Architecture	14
2.3	EMAC Timing Diagram	18
3.1	Pin layout (QFN32)	20
3.2	Pin layout (QFN40)	21
3.3	Pin layout (QFN48)	22
7.1	Classification Profile (Not to scale)	36
8.1	Reference Design	38
9.1	QFN32 Package drawing	39
10.1	QFN40 Package drawing	41
11.1	QFN48 Package drawing	43
12.1	Top Marking Definition	45
13.1	Part Number	46

List of Tables

2.1	Bus Connection	11
2.2	Memory Map	12
2.3	Timing conditions for using RX Clock	18
2.4	Timing conditions without using RX Clock	18
3.1	Pin Description	22
3.1	Pin Description	23
3.1	Pin Description	24
3.2	GPIO Muxed Pins (Function 0 ~ 6)	24
3.2	GPIO Muxed Pins (Function 0 ~ 6)	25
3.3	GPIO Muxed Pins (Function 7 ~ 15)	25
3.3	GPIO Muxed Pins (Function 7 ~ 15)	26
3.4	UART Signal Mapping(Default)	26
3.5	UART Signal Mapping(Example)	27
3.6	GPIO Muxed Pins (Function 16 ~ 22)	27
3.6	GPIO Muxed Pins (Function 16 ~ 22)	28
4.1	RX RF Characteristics	29
4.2	TX RF Characteristics	29
5.1	Power Modes & Whole-chip Current	30
6.1	Absolute Maximum Rating	31
6.2	Recommended Power Operating Range	31
6.2	Recommended Power Operating Range	32
6.3	IO DC characteristics	32
6.4	Recommended Temperature Operating Range	32
6.5	General Operating Conditions	33
6.6	GPADC characteristics	33

6.7	ADC electrical characteristic	34
7.1	Reference Conditions for Drying Mounted or Unmounted SMD Packages (User Bake: Floor life begins counting at time = 0 after bake)	35
7.2	Classification Reflow Profiles	37
9.1	QFN32 Size Description	39
9.1	QFN32 Size Description	40
10.1	QFN40 Size Description	41
10.1	QFN40 Size Description	42
11.1	QFN48 Size Description	43
11.1	QFN48 Size Description	44
13.1	Part Order Options	46
13.1	Part Order Options	47
14.1	Document revision history	48

quest@buffalolab

BL702/BL704/BL706 is highly integrated BLE and zigbee combo chipsets for IoT applications.

Wireless subsystem contains 2.4G radio, BLE+zigbee baseband and MAC designs. Microcontroller subsystem contains 32-bit RISC CPU, high-speed cache and memories. Power Management Unit controls ultra-low-power modes. Moreover, variety of security features are supported.

Peripheral interfaces include USB2.0, Ethernet(BL704/BL706), IR-remote, SPI, UART, ISO 17987, I2C, I2S, PWM, QDEC, KeyScan, ADC, DAC, PIR, Camera(BL706), and GPIOs.




Fig. 1.1: Block Diagram

Functional Description

BL702/BL704/BL706 main functions described as follows:




Fig. 2.1: System Architecture

2.1 CPU

BL702/BL704/BL706 32-bit RISC CPU contains FPU (floating-point unit) for 32-bit single-precision arithmetic, three-stage pipelined (IF, EXE, WB), compressed 16 and 32-bit instruction set, standard JTAG debugger port including 4 hardware-programmable breakpoints, interrupt controller including 64 interrupts and 16 interrupt levels/priorities for low latency interrupt processing. Up to 144MHz clock frequency, can be dynamically configured to change clock frequency, enter the power saving mode to achieve low power consumption.

Both zigbee/BLE stack and application run on single 32-bit RISC CPU for simple and ultra-low power applications. CPU performance ~1.46 DMIPS/MHz. ~3.1 CoreMark/MHz.

2.2 Cache

BL702/BL704/BL706 cache improves CPU performance to access external memory. Cache memories can be partially or fully configured as TCM (tightly coupled memory).

2.3 Memory

BL702/BL704/BL706 memories include: on-chip zero-delay SRAM memories, read-only memories, write-once memories, embedded flash memory (optional), embedded pSRAM (BL704/BL706, optional).

2.4 DMA

BL702/BL704/BL706 DMA (direct memory access) controller has eight dedicated channels that manage data transfer between peripherals and memories to improve cpu/bus efficiency.

There are four main types of transfers including memory to memory, memory to peripheral, peripheral to peripheral and peripheral to memory. DMA also supports LLI (link list item) that multiple transfers are pre-defined by a series of linked lists, then hardware automatically complete all transfers according to each LLI size and address. DMA supports peripheral USB, UART, I2C, I2S, SPI, ADC and DAC.

2.5 Bus

BL702/BL704/BL706 bus fabric connection and memory-map summarized as follows:

Table 2.1: Bus Connection

Slave/ Master	CPU	Ethernet	DMA	Crypto Engine	Debug
SRAM	V	V	V	V	V
Peripheral	V	-	V	-	V
BLE/zigbee	V	-	V	-	V

Table 2.2: Memory Map

Module	Base Address	Size	Description
RETRAM	0x40010000	4KB	Deep sleep memory (Retention RAM)
HBN	0x4000F000	4KB	Deep sleep control (Hibernate)
PDS	0x4000E000	4KB	Sleep control (Power Down Sleep)
USB	0x4000D800	1KB	USB control
EMAC	0x4000D000	2KB	Ethernet MAC control (BL704/BL706)
DMA	0x4000C000	4KB	DMA control
QSPI	0x4000B000	4KB	Flash/pSRAM QSPI control
CAM	0x4000AD00	256B	CAM control (BL706)
I2S	0x4000AA00	256B	I2S control
KYS	0x4000A900	256B	Key-Scan control
QDEC2	0x4000A880	64B	Quadrature decoder control
QDEC1	0x4000A840	64B	Quadrature decoder control
QDEC0	0x4000A800	64B	Quadrature decoder control
IRR	0x4000A600	256B	IR Remote control
TIMER	0x4000A500	256B	Timer control
PWM	0x4000A400	256B	Pulse Width Modulation * 5 control
I2C	0x4000A300	256B	I2C control
SPI	0x4000A200	256B	SPI master/slave control
UART1	0x4000A100	256B	UART control (support ISO 17987)
UART0	0x4000A000	256B	UART control (support ISO 17987)
L1C	0x40009000	4KB	Cache control
eFuse	0x40007000	4KB	eFuse memory control
SEC	0x40004000	4KB	Security engine
GPIP	0x40002000	4KB	General purpose DAC/ADC/ACOMP interface control
MIX	0x40001000	4KB	Mixed signal register
GLB	0x40000000	4KB	Global control register
pSRAM	0x24000000	8MB	pSRAM memory
XIP	0x23000000	8MB	XIP Flash memory
OCRAM	0x22020000	64KB	On-chip memory
DTCM	0x22014000	48KB	Data cache memory
ITCM	0x22010000	16KB	Instruction cache memory
ROM	0x21000000	192KB	Read-only memory

2.6 Interrupt

BL702/BL704/BL706 supports internal RTC wake-up and external GPIO interrupts wake-up.

The CPU interrupt controller supports a total of 64 maskable interrupt trigger sources including UART interrupt, I2C interrupt, SPI interrupt, timer interrupt, DMA interrupt, etc. All I/O pins can be configured as external interrupt input mode. The external interrupt supports four trigger types: high level trigger, low level trigger, rising edge trigger and falling edge trigger.

2.7 Boot

BL702/BL704/BL706 supports multiple boot options: UART, USB, and Flash.

2.8 Power

PMU (power management unit) manages the power of the entire chip and is divided into running, idle, sleep, hibernation and power off modes. The software can be configured to enter sleep mode and wake-up via RTC timer or EINT to achieve low-power sleep and accurate wake-up management.

Power down sleep modes are flexible for applications to configure as the lowest power consumption.

2.9 Clock

Clock control unit generates clocks to the core MCU and the peripheral SOC devices. The root clock source can be XTAL, PLL or RC oscillator. Dynamic power-saved by proper configurations such as sel, div, en, etc. PMU runs at 32KHz clock to keep system low-power in sleep mode.




Fig. 2.2: Clock Architecture

2.10 Peripherals

Peripherals include USB2.0, Ethernet, IR-remote, SPI, UART, ISO 17987, I2C, I2S, PWM, QDEC, KeyScan, ADC, DAC, PIR, Camera.

Each peripheral can be assigned to different groups of GPIOs through flexible configurations. Each GPIO can be used as a general-purpose input and output function.

2.10.1 GPIO

The BL702 has 15 GPIOs, the BL704 has 23 GPIOs, and the BL706 has 31 GPIOs with the following features:

- Each GPIO can be used as general purpose input and output function, pull-up/pull-down/float can be configured by software
- Each GPIO supports interrupt function, the interrupt supports rising edge trigger, falling edge trigger, high level trigger and low level trigger
- Each GPIO can be set to high impedance state for low power mode

2.10.2 UART

The chip has two built-in UARTs (UART0 and UART1) with the following features:

- Support LIN master/slave function
- The working clock can be selected as FCLK or 96MHz, and the maximum baud rate supports 8M
- Supports CTS and RTS signal management for hardware
- TX and RX have independent FIFO, FIFO depth is 128 bytes, support DMA function

2.10.3 SPI

The chip has a built-in SPI, which can be configured in master mode or slave mode. The clock of the SPI module is BCLK, which has the following characteristics:

- As master, clock frequency up to 36MHz
- As a slave, the maximum clock frequency of the master is allowed to be 24MHz
- The bit width of each frame can be configured as 8bit/16bit/24bit/32bit
- The transceiver of SPI has an independent FIFO, and the FIFO depth is fixed to 4 frames (that is, if the bit width of the frame is 8 bits, the depth of the FIFO is 4 bytes)
- Support DMA transfer mode

2.10.4 I2C

The chip has a built-in I2C interface with the following features:

- Support host mode and 7bit addressing
- The working clock is BCLK
- With device address register, register address register, register address length can be configured as 1 byte/2 bytes/3 bytes/4 bytes

- I2C transceiver has independent FIFO, FIFO depth is 2 words
- Support DMA function

2.10.5 I2S

The chip has a built-in I2S interface with the following features:

- Support Left-justified/ Right-justified/ DSP and other data formats, the data width can be configured as 8/16/24/32 bits
- In addition to mono/dual-channel mode, supports quad-channel mode at the same time
- I2S transceiver has an independent FIFO with a FIFO depth of 16 frames; when the data width is 16 bits, the FIFO depth can be set to 32 frames
- The I2S module has an independent Audio PLL that supports 48K (and its integer division) and 44.1K (and its integer division) sample rates

2.10.6 TIMER

The chip has two built-in general-purpose timers and a watchdog timer with the following features:

- The clock source of the general timer can be selected from FCLK/32K/1K/XTAL
- The clock source of the watchdog timer can be selected from FCLK/32K/XTAL
- 8-bit divider for each counter
- Each group of general-purpose timers includes three compare registers, supports compare interrupts, and supports FreeRun mode and PreLoad mode in counting mode
- 16-bit watchdog timer, supports two watchdog overflow methods: interrupt or reset

2.10.7 PWM

The chip has five built-in PWM signals with the following characteristics:

- Three clock sources BCLK/XCLK/32K
- Frequency divider register and period register are 16-bit wide
- Each channel PWM supports adjustable output polarity, dual threshold setting, increasing the flexibility of pulse output
- Support PWM cycle count interrupt for counting the number of output pulses

2.10.8 IR (IR-remote)

The chip has a built-in infrared remote control with the following features:

- Support both sending and receiving modes
- Supports receiving data with fixed protocols NEC, RC-5, and receiving data in any format with pulse width counting
- The clock source is XCLK, which has a powerful infrared waveform editing capability, which can send waveforms conforming to various protocols, and the transmit power can be adjusted in 15 steps
- Receive FIFO depth of 64 bytes

2.10.9 USB2.0(Full Speed)

The chip embeds a full-speed USB compatible device controller with the following features:

- Compliant with full-speed USB device standards
- Has 8 endpoints, each with a 64-byte deep FIFO
- All endpoints except endpoint 0 support interrupt/bulk/isochronous transfers
- With standby/resume function
- USB dedicated 48MHz clock directly generated by internal main PLL

2.10.10 EMAC

The EMAC module is an IEEE 802.3 compliant 10/100Mbps Ethernet controller with the following features:

- Compatible with MAC layer functions defined by IEEE 802.3
- PHY that supports RMIII interface defined by IEEE 802.3, interacts with PHY through MDIO
- Supports 10Mbps and 100Mbps Ethernet
- Support half-duplex and full-duplex, data transmission and reception are realized through Buffer Descriptor data structure, EMAC control embedded AHB Master, can directly read or write data from memory
- The Buffer Descriptor data structure is stored in the internal RAM of the EMAC. The total number of Buffer Descriptors is up to 128. Users can flexibly configure the number of Buffer Descriptors to send and receive according to the scene

The EMAC timing diagram is shown below:




Fig. 2.3: EMAC Timing Diagram

Table 2.3: Timing conditions for using RX Clock

Set the corresponding bit of register `clk_cfg3:cfg_inv_eth_rx_clk = 1, cfg_inv_eth_tx_clk = 0, cfg_sel_eth_ref_clk_o = 0`

Timing parameters(1.8V, Load = 20PF)		Min.	Typ	Max.	Unit	Note
T _{cyc}	Clock Cycle	-	20	-	ns	Clock From ETH PHY
T _{vld}	Output Valid Delay	7.38	-	16.3	ns	TXD/TX_EN
T _{su}	Input Setup Time	10	-	-	ns	RXD/RX_DV/RXERR
T _h	Input Hold Time	0	-	-	ns	RXD/RX_DV/RXERR

Table 2.4: Timing conditions without using RX Clock

Set the corresponding bit of register `clk_cfg3:cfg_inv_eth_rx_clk = 0, cfg_inv_eth_tx_clk = 0, cfg_sel_eth_ref_clk_o = 0`

Timing parameters(1.8V, Load = 20PF)		Min.	Typ	Max.	Unit	Note
T _{cyc}	Clock Cycle	-	20	-	ns	Clock From ETH PHY
T _{vld}	Output Valid Delay	7.38	-	16.3	ns	TXD/TX_EN
T _{su}	Input Setup Time	2	-	-	ns	RXD/RX_DV/RXERR
T _h	Input Hold Time	3	-	-	ns	RXD/RX_DV/RXERR

2.10.11 QDEC

The chip has built-in three sets of quadrature decoders, which are used to decode the two sets of pulses with a phase difference of 90 degrees generated by the two-way rotary encoder into the corresponding speed and rotation. direction, with the following properties:

- The clock source can be selected from 32K (f32k_clk) or 32M (xclk)
- With 16-bit pulse count range (-32768~32767 pulse/sample)
- Has 12 configurable sample periods (32us~131ms per sample at 1MHz)

- 16-bit configurable report period (0~65535 sample/report)

2.10.12 ADC

The chip has a built-in 12bits successive approximation analog-to-digital converter (ADC) with the following features:

- The maximum operating clock is 2MHz, supports 12 external analog inputs and several internal analog signal selections, supports single-channel conversion and multi-channel scanning modes
- Support 2.0V, 3.2V optional internal reference voltage, the conversion result is 12/14/16bits (through oversampling) left-justified mode
- Has a FIFO with a depth of 32, supports multiple interrupts, and supports DMA functions
- ADC can be used to measure supply voltage in addition to ordinary analog signal measurement
- Can be used for temperature detection by measuring internal/external diode voltage

2.10.13 DAC

The chip has a built-in 10bits digital-to-analog converter (DAC) with the following features:

- FIFO depth is 1, supports 2-channel DAC modulation output
- Can be used for audio playback, conventional analog signal modulation
- The working clock can be selected as 32M or Audio PLL
- Supports DMA transfer of memory to DAC modulation registers
- The output pin is fixed as ChannelA is GPIO11, ChannelB is GPIO17

2.10.14 debug interface

It supports standard JTAG 4-wire debugging interface, and supports debugging with debuggers such as Jlink/OpenOCD/CK Link.

Pin Definition

BL702 32-pin package includes 11 power pins, 6 analog pins, and 15 flexible GPIO pins.




Fig. 3.1: Pin layout (QFN32)

BL704 40-pin package includes 11 power pins, 6 analog pins, and 23 flexible GPIO pins.

		40	39	38	37	36	35	34	33	32	31		
		VDDIO_1	PAD_GPIO_28	PAD_GPIO_27	PAD_GPIO_26	PAD_GPIO_25	PAD_GPIO_24	PAD_GPIO_23	PAD_GPIO_22	PAD_GPIO_21	VDDIO_3		
1	PAD_GPIO_0	VDDIO_1	1.8V or 3.3V	GPIO0-8 / GPIO23-31								PAD_GPIO_20	30
		VDDIO_2	3.3V	GPIO9-13									
2	PAD_GPIO_1	VDDIO_3	1.8V or 3.3V	GPIO14-22/PAD32-37(Embedded pad)								PAD_GPIO_19	29
3	PAD_GPIO_2											PAD_GPIO_18	28
4	PAD_GPIO_3											PAD_GPIO_17	27
5	PAD_GPIO_7											PAD_GPIO_15	26
6	PAD_GPIO_8											PAD_GPIO_14	25
7	VDDBUS_USB											XTAL_HF_OUT	24
8	VDDCORE											XTAL_HF_IN	23
9	DCDC_OUT											AVDD_RF	22
10	SW_DCDC											AVDD15	21
		VDDIO_2	PAD_GPIO_9	PAD_GPIO_10	PAD_GPIO_11	XTAL32K_IN	XTAL32K_OUT	AVDD33_AON	PU_CHIP	ANT	AVDD33_PA		
		11	12	13	14	15	16	17	18	19	20		

QFN40
(23GPIOs)

Fig. 3.2: Pin layout (QFN40)

BL706 48-pin package includes 11 power pins, 6 analog pins, and 31 flexible GPIO pins.




Fig. 3.3: Pin layout (QFN48)

Table 3.1: Pin Description

No	Voltage Domain	BL702	BL704	BL706	I/O Type	Pin Name	Description
1	VDDIO_1	1	1	1	DI/DO	PAD_GPIO_0	-
2	VDDIO_1	2	2	2	DI/DO	PAD_GPIO_1	-
3	VDDIO_1	3	3	3	DI/DO	PAD_GPIO_2	-
4	VDDIO_1	-	4	4	DI/DO	PAD_GPIO_3	-
5	VDDIO_1	-	-	5	DI/DO	PAD_GPIO_4	-
6	VDDIO_1	-	-	6	DI/DO	PAD_GPIO_5	-
7	VDDIO_1	-	-	7	DI/DO	PAD_GPIO_6	-
8	VDDIO_1	4	5	8	DI/DO	PAD_GPIO_7	-
9	VDDIO_1	5	6	9	DI/DO	PAD_GPIO_8	-
10	VDDIO_2	11	12	15	DI/DO	PAD_GPIO_9	-
11	VDDIO_2	-	13	16	DI/DO	PAD_GPIO_10	-
12	VDDIO_2	-	14	17	DI/DO	PAD_GPIO_11	-
13	VDDIO_2	-	-	18	DI/DO	PAD_GPIO_12	-

Table 3.1: Pin Description

No	Voltage Domain	BL702	BL704	BL706	I/O Type	Pin Name	Description
14	VDDIO_3	22	25	29	DI/DO	PAD_GPIO_14	-
15	VDDIO_3	23	26	30	DI/DO	PAD_GPIO_15	-
16	VDDIO_3	-	-	31	DI/DO	PAD_GPIO_16	-
17	VDDIO_3	24	27	32	DI/DO	PAD_GPIO_17	-
18	VDDIO_3	-	28	33	DI/DO	PAD_GPIO_18	-
19	VDDIO_3	-	29	34	DI/DO	PAD_GPIO_19	-
20	VDDIO_3	-	30	35	DI/DO	PAD_GPIO_20	-
21	VDDIO_3	-	32	37	DI/DO	PAD_GPIO_21	-
22	VDDIO_3	-	33	38	DI/DO	PAD_GPIO_22	-
23	VDDIO_1	26	34	39	DI/DO	PAD_GPIO_23	-
24	VDDIO_1	27	35	40	DI/DO	PAD_GPIO_24	-
25	VDDIO_1	28	36	41	DI/DO	PAD_GPIO_25	-
26	VDDIO_1	29	37	42	DI/DO	PAD_GPIO_26	-
27	VDDIO_1	30	38	43	DI/DO	PAD_GPIO_27	-
28	VDDIO_1	31	39	44	DI/DO	PAD_GPIO_28	-
29	VDDIO_1	-	-	45	DI/DO	PAD_GPIO_29	-
30	VDDIO_1	-	-	46	DI/DO	PAD_GPIO_30	-
31	VDDIO_1	-	-	47	DI/DO	PAD_GPIO_31	-
32	VDDIO_3	-	-	-	DI/DO	PAD_32	Embedded pad for embedded psram or flash
33	VDDIO_3	-	-	-	DI/DO	PAD_33	Embedded pad for embedded psram or flash
34	VDDIO_3	-	-	-	DI/DO	PAD_34	Embedded pad for embedded psram or flash
35	VDDIO_3	-	-	-	DI/DO	PAD_35	Embedded pad for embedded psram or flash
36	VDDIO_3	-	-	-	DI/DO	PAD_36	Embedded pad for embedded psram or flash
37	VDDIO_3	-	-	-	DI/DO	PAD_37	Embedded pad for embedded psram or flash
38	AVDD33_AON	12	15	19	Analog	XTAL32K_IN	Crystal oscillator 32.768kHz input
39	AVDD33_AON	13	16	20	Analog	XTAL32K_OUT	Crystal oscillator 32.768kHz output
40	AVDD33_AON	20	23	27	Analog	XTAL_HF_IN	External crystal input, 32MHz
41	AVDD33_AON	21	24	28	Analog	XTAL_HF_OUT	External crystal output, 32MHz
42	AVDD33_AON	15	18	22	Analog	PU_CHIP	Chip power-up
43	AVDD15	16	19	23	Analog	ANT	RF input and output (single pin)
44	-	32	40	48	Power	VDDIO_1	Externally powered 3.3V or 1.8V

Table 3.1: Pin Description

No	Voltage Domain	BL702	BL704	BL706	I/O Type	Pin Name	Description
45	-	10	11	14	Power	VDDIO_2	Externally powered 3.3V
46	-	25	31	36	Power	VDDIO_3	Externally powered 3.3V or 1.8V
47	-	14	17	21	Power	AVDD33_AON	Externally powered 3.3V
48	-	17	20	24	Power	AVDD33_PA	Externally powered 3.3V
49	-	19	22	26	Power	AVDD_RF	Externally powered 3.3/1.8/1.5V
50	-	18	21	25	Power	AVDD15	Internal LDO output (for internal use only)
51	-	9	10	13	Power	SW_DCDC	DCDC power 1.8V
52	-	8	9	12	Power	DCDC_OUT	DCDC power 1.8V
53	-	6	7	10	Power	VDDBUS_USB	USB power
54	-	7	8	11	Power	VDDCORE	Internal LDO output (for internal use only)

Table 3.2: GPIO Muxed Pins (Function 0 ~ 6)

Pin Name	Function 2 Flash ¹	Function 3 I2S	Function 4 SPI (Default/SWAP=1)	Function 6 I2C Master
PAD_GPIO_0	-	BCLK	MOSI /MISO	SCL
PAD_GPIO_1	-	FS	MISO /MOSI	SDA
PAD_GPIO_2	-	DIO/DO	SS	SCL
PAD_GPIO_3	-	RCLK_O /DI	SCLK	SDA
PAD_GPIO_4	-	BCLK	MOSI /MISO	SCL
PAD_GPIO_5	-	FS	MISO /MOSI	SDA
PAD_GPIO_6	-	DIO/DO	SS	SCL
PAD_GPIO_7	-	RCLK_O /DI	SCLK	SDA
PAD_GPIO_8	-	BCLK	MOSI /MISO	SCL
PAD_GPIO_9	-	FS	MISO /MOSI	SDA
PAD_GPIO_10	-	DIO/DO	SS	SCL
PAD_GPIO_11	-	RCLK_O /DI	SCLK	SDA
PAD_GPIO_12	-	BCLK	MOSI /MISO	SCL
PAD_GPIO_14	-	DIO/DO	SS	SCL
PAD_GPIO_15	-	RCLK_O /DI	SCLK	SDA
PAD_GPIO_16	-	BCLK	MOSI /MISO	SCL
PAD_GPIO_17	SF1_IO0 /SF2_CS2	FS	MISO /MOSI	SDA
PAD_GPIO_18	SF1_IO1	DIO/DO	SS	SCL

Table 3.2: GPIO Muxed Pins (Function 0 ~ 6)

Pin Name	Function 2 Flash ¹	Function 3 I2S	Function 4 SPI (Default/SWAP=1)	Function 6 I2C Master
PAD_GPIO_19	SF1_CS	RCLK_O /DI	SCLK	SDA
PAD_GPIO_20	SF1_IO3	BCLK	MOSI /MISO	SCL
PAD_GPIO_21	SF1_CLK	FS	MISO /MOSI	SDA
PAD_GPIO_22	SF1_IO2	DIO/DO	SS	SCL
PAD_GPIO_23	SF2_IO2	RCLK_O /DI	SCLK	SDA
PAD_GPIO_24	SF2_IO1	BCLK	MOSI /MISO	SCL
PAD_GPIO_25	SF2_CS	FS	MISO /MOSI	SDA
PAD_GPIO_26	SF2_IO3	DIO/DO	SS	SCL
PAD_GPIO_27	SF2_CLK	RCLK_O /DI	SCLK	SDA
PAD_GPIO_28	SF2_IO0	BCLK	MOSI /MISO	SCL
PAD_GPIO_29	-	FS	MISO /MOSI	SDA
PAD_GPIO_30	-	DIO/DO	SS	SCL
PAD_GPIO_31	-	RCLK_O /DI	SCLK	SDA

¹ There are 2 groups of Flash, and the smallest selection unit is group, which is configured according to group when used. In Dual CS mode, PAD_GPIO_17 can be configured as SF2_CS2 function.

Table 3.3: GPIO Muxed Pins (Function 7 ~ 15)

Pin Name	Function 7	Function 8	Function 9	Function 10	Function 14
	UART ¹ (Default/SW/AP=1)	PWM	CAM	Analog	JTAG (Default /SWAP=1)
PAD_GPIO_0	SIG0 /SIG4	PWM_CH0	PIX_CLK	-	TMS/TCK ²
PAD_GPIO_1	SIG1 /SIG5	PWM_CH1	FRAME_VLD	-	TDI/TDO
PAD_GPIO_2	SIG2 /SIG6	PWM_CH2	LINE_VLD	-	TCK/TMS
PAD_GPIO_3	SIG3 /SIG7	PWM_CH3	PIX_DAT0	-	TDO/TDI
PAD_GPIO_4	SIG4 /SIG0	PWM_CH4	PIX_DAT1	-	TMS/TCK
PAD_GPIO_5	SIG5 /SIG1	PWM_CH0	PIX_DAT2	-	TDI/TDO
PAD_GPIO_6	SIG6 /SIG2	PWM_CH1	PIX_DAT3	-	TCK/TMS
PAD_GPIO_7	SIG7 /SIG3	PWM_CH2	-	USB_DP /ADC_CH6	TDO/TDI
PAD_GPIO_8	SIG0 /SIG4	PWM_CH3	-	USB_DM /ADC_CH0	TMS/TCK
PAD_GPIO_9	SIG1 /SIG5	PWM_CH4	-	ADC_CH7	TDI/TDO
PAD_GPIO_10	SIG2 /SIG6	PWM_CH0	-	MICBIAS	TCK/TMS
PAD_GPIO_11	SIG3 /SIG7	PWM_CH1	-	ADC_CH3	TDO/TDI
PAD_GPIO_12	SIG4 /SIG0	PWM_CH2	PIX_DAT4	ADC_CH4	TMS/TCK
PAD_GPIO_14	SIG6 /SIG2	PWM_CH4	-	ADC_CH5	TCK/TMS
PAD_GPIO_15	SIG7 /SIG3	PWM_CH0	-	ADC_CH1	TDO/TDI

Table 3.3: GPIO Muxed Pins (Function 7 ~ 15)

Pin Name	Function 7 UART ¹ (Default/SWAP=1)	Function 8 PWM	Function 9 CAM	Function 10 Analog	Function 14 JTAG (Default /SWAP=1)
PAD_GPIO_16	SIG0 /SIG4	PWM_CH1	-	-	TMS/TCK
PAD_GPIO_17	SIG1 /SIG5	PWM_CH2	PIX_DAT4	ADC_CH2 /psw_irrcv	TDI/TDO
PAD_GPIO_18	SIG2 /SIG6	PWM_CH3	PIX_DAT5	ADC_CH8	TCK/TMS
PAD_GPIO_19	SIG3 /SIG7	PWM_CH4	PIX_DAT6	ADC_CH9	TDO/TDI
PAD_GPIO_20	SIG4 /SIG0	PWM_CH0	PIX_DAT7	ADC_CH10	TMS/TCK
PAD_GPIO_21	SIG5 /SIG1	PWM_CH1	-	ADC_CH11	TDI/TDO
PAD_GPIO_22	SIG6 /SIG2	PWM_CH2	-	IRTX	TCK/TMS
PAD_GPIO_23	SIG7 /SIG3	PWM_CH3	PIX_DAT4	IRTX	TDO/TDI
PAD_GPIO_24	SIG0 /SIG4	PWM_CH4	PIX_DAT5	-	TMS/TCK
PAD_GPIO_25	SIG1 /SIG5	PWM_CH0	PIX_DAT6	-	TDI/TDO
PAD_GPIO_26	SIG2 /SIG6	PWM_CH1	PIX_DAT7	-	TCK/TMS
PAD_GPIO_27	SIG3 /SIG7	PWM_CH2	-	-	TDO/TDI
PAD_GPIO_28	SIG4 /SIG0	PWM_CH3	PIX_DAT4	-	TMS/TCK
PAD_GPIO_29	SIG5 /SIG1	PWM_CH4	PIX_DAT5	-	TDI/TDO
PAD_GPIO_30	SIG6 /SIG2	PWM_CH0	PIX_DAT6	-	TCK/TMS
PAD_GPIO_31	SIG7 /SIG3	PWM_CH1	PIX_DAT7	-	TDO/TDI

¹ The default UART signal mapping table is shown below.

² GPIO0 is the JTAG TMS function by default. When the chip is powered on, this pin needs to keep a high level (such as an external pull-up resistor) to prevent the level change on the pin from affecting the startup of the chip.

Table 3.4: UART Signal Mapping(Default)

UART Signal	uart_sig_x_sel	Mapping Signal
UART_SIG0	uart_sig_0_sel=0	UART0_RTS
UART_SIG1	uart_sig_1_sel=1	UART0_CTS
UART_SIG2	uart_sig_2_sel=2	UART0_TXD
UART_SIG3	uart_sig_3_sel=3	UART0_RXD
UART_SIG4	uart_sig_4_sel=4	UART1_RTS
UART_SIG5	uart_sig_5_sel=5	UART1_CTS
UART_SIG6	uart_sig_6_sel=6	UART1_TXD
UART_SIG7	uart_sig_7_sel=7	UART1_RXD

Note: UART_SIG0-UART_SIG7 can be configured as any of 8 Mapping Signals. For example: UART_SIG0 can

also be configured as UART_RXD. The specific signal mapping example is shown in the table below.

Table 3.5: UART Signal Mapping(Example)

UART Signal	uart_sig_x_sel	Mapping Signal
UART_SIG0	uart_sig_0_sel=7	UART1_RXD
UART_SIG1	uart_sig_1_sel=6	UART1_TXD
UART_SIG2	uart_sig_2_sel=5	UART1_CTS
UART_SIG3	uart_sig_3_sel=4	UART1_RTS
UART_SIG4	uart_sig_4_sel=3	UART0_RXD
UART_SIG5	uart_sig_5_sel=2	UART0_TXD
UART_SIG6	uart_sig_6_sel=1	UART0_CTS
UART_SIG7	uart_sig_7_sel=0	UART0_RTS

Table 3.6: GPIO Muxed Pins (Function 16 ~ 22)

Pin Name	Function 16 External_PA	Function 19 Ether_Mac	Function 20 QDEC	Function 21 Key_Scan_In	Function 22 Key Scan_Drive	Function MISC IR
PAD_GPIO_0	FEM0	RMII_REF_CLK	QDEC0_a	ROW0	COL0	-
PAD_GPIO_1	FEM1	RMII_TXD[0]	QDEC0_b	ROW1	COL1	-
PAD_GPIO_2	FEM2	RMII_TXD[1]	QDEC0_led	ROW2	COL2	-
PAD_GPIO_3	FEM3	-	QDEC1_a	ROW3	COL3	-
PAD_GPIO_4	FEM4	-	QDEC1_b	ROW4	COL4	-
PAD_GPIO_5	FEM0	-	QDEC1_led	ROW5	COL5	-
PAD_GPIO_6	FEM1	-	QDEC2_a	ROW6	COL6	-
PAD_GPIO_7	FEM2	RMII_RXD[0]	QDEC2_b	ROW7	COL7	-
PAD_GPIO_8	FEM3	RMII_RXD[1]	QDEC2_led	ROW0	COL8	-
PAD_GPIO_9	FEM4	-	QDEC0_a	ROW1	COL9	-
PAD_GPIO_10	FEM0	-	QDEC0_b	ROW2	COL10	-
PAD_GPIO_11	FEM1	-	QDEC0_led	ROW3	COL11	-
PAD_GPIO_12	FEM2	-	QDEC1_a	ROW4	COL12	-
PAD_GPIO_14	FEM4	-	QDEC1_led	ROW6	COL14	-
PAD_GPIO_15	FEM0	-	QDEC2_a	ROW7	COL15	-
PAD_GPIO_16	FEM1	-	QDEC2_b	ROW0	COL16	-
PAD_GPIO_17	FEM2	-	QDEC2_led	ROW1	COL17	IRRX (ir_rx_gpio_sel=1)

Table 3.6: GPIO Muxed Pins (Function 16 ~ 22)

Pin Name	Function 16 External_PA	Function 19 Ether_Mac	Function 20 QDEC	Function 21 Key_Scan_In	Function 22 Key Scan_Drive	Function MISC IR
PAD_GPIO_18	FEM3	RMII_MDC	QDEC0_a	ROW2	COL18	IRRX (ir_rx_gpio_sel=2)
PAD_GPIO_19	FEM4	RMII_MDIO	QDEC0_b	ROW3	COL19	IRRX (ir_rx_gpio_sel=3)
PAD_GPIO_20	FEM0	RMII_RXERR	QDEC0_led	ROW4	COL0	IRRX (ir_rx_gpio_sel=4)
PAD_GPIO_21	FEM1	RMII_TX_EN	QDEC1_a	ROW5	COL1	IRRX (ir_rx_gpio_sel=5)
PAD_GPIO_22	FEM2	RMII_RX_DV	QDEC1_b	ROW6	COL2	IRRX (ir_rx_gpio_sel=6)
PAD_GPIO_23	FEM3	-	QDEC1_led	ROW7	COL3	IRRX (ir_rx_gpio_sel=7)
PAD_GPIO_24	FEM4	RMII_MDC	QDEC2_a	ROW0	COL4	IRRX (ir_rx_gpio_sel=8)
PAD_GPIO_25	FEM0	RMII_MDIO	QDEC2_b	ROW1	COL5	IRRX (ir_rx_gpio_sel=9)
PAD_GPIO_26	FEM1	RMII_RXERR	QDEC2_led	ROW2	COL6	IRRX (ir_rx_gpio_sel=10)
PAD_GPIO_27	FEM2	RMII_TX_EN	QDEC0_a	ROW3	COL7	IRRX (ir_rx_gpio_sel=11)
PAD_GPIO_28	FEM3	RMII_RX_DV	QDEC0_b	ROW4	COL8	IRRX (ir_rx_gpio_sel=12)
PAD_GPIO_29	FEM4	-	QDEC0_led	ROW5	COL9	IRRX (ir_rx_gpio_sel=13)
PAD_GPIO_30	FEM0	-	QDEC1_a	ROW6	COL10	IRRX (ir_rx_gpio_sel=14)
PAD_GPIO_31	FEM1	-	QDEC1_b	ROW7	COL11	IRRX (ir_rx_gpio_sel=15)

RF Characteristics

RF Characteristics of Receiving and Transmitting modes.

Table 4.1: RX RF Characteristics

Mode		Note	Performance @25°C			Unit
			Min.	Typ	Max.	
Zigbee Sensitivity	250 Kbps			-104		dBm
BLE Sensitivity	125 Kbps			-104	-98	
	500 Kbps			-100	-97	
	1 Mbps			-97	-94	
	2 Mbps			-94	-92	

Table 4.2: TX RF Characteristics

Mode		Note	Performance @25°C			Unit
			Min.	Typ	Max.	
Maximum TX Power			13	14		dBm
Zigbee TX EVM				11	13	%

Power Consumption

Power Consumption of each power mode.

Table 5.1: Power Modes & Whole-chip Current

Symbol	Parameter	Conditions	Performance @25 °C	
			Typ	Unit
RX		RF only	3.5	mA
TX	0dBm	RF only	4.8	
	10dBm	RF only	17	
	14dBm	RF only	45	
Power Down Sleep (PDS)		64KB RAM retention + RTC + GPIO wakeup	10	uA
Hibernate (HBN)		GPIO wakeup	1.5	uA
Shut-down			0.2	

Electrical Specifications

6.1 Absolute Maximum Rating

Table 6.1: Absolute Maximum Rating

Pin Name	Min.	Max.	Unit
VDDIO_1	-0.3	3.63	V
VDDIO_2	-0.3	3.63	V
VDDIO_3	-0.3	3.63	V
VSSBUS_USB	-0.3	5.5	V
AVDD33_AON	-0.3	3.63	V
AVDD33_PA	-0.3	3.63	V
AVDD33_RF	-0.3	3.63	V
ESD Protection (HBM)		2000	V
Storage Temperature	-40	125	□

6.2 Operating Condition

6.2.1 Power characteristics

Table 6.2: Recommended Power Operating Range

Pin Name	Min.	Typ	Max.	Unit
VDDIO_1	1.8 ¹	3.3	3.63	V
VDDIO_2	1.8	3.3	3.63	V
VDDIO_3	1.8	3.3	3.63	V

Table 6.2: Recommended Power Operating Range

Pin Name	Min.	Typ	Max.	Unit
VDDBUS_USB	4.5	5	5.5	V
AVDD33_AON	1.8	3.3	3.63	V
AVDD33_PA	1.4/2.97	1.5/3.3	1.6/3.63	V
AVDD33_RF	1.4/2.97	1.5/3.3	1.6/3.63	V

¹ The minimum operating voltage of the main chip is 1.8V. For Flash co-packaged chips, the minimum operating voltage depends on the minimum Flash operating voltage, such as 2.3 V.

6.2.2 IO DC characteristics

Test conditions: IO power supply VDDIO = 3.3V, temperature 25°C

Table 6.3: IO DC characteristics

Sym- bol	Description	Conditions	Min.	Typ	Max.	Unit
VOH	Output voltage high	GPIO drive strength 0, source current = 4.5mA		0.9*VDDIO		V
		GPIO drive strength 1, source current = 8.7mA		0.9*VDDIO		
		GPIO drive strength 2, source current = 12.6mA		0.9*VDDIO		
		GPIO drive strength 3, source current = 16.3mA		0.9*VDDIO		
VOL	Output voltage low	GPIO drive strength 0, sink current = 3.8mA		0.1*VDDIO		V
		GPIO drive strength 1, sink current = 7.8mA		0.1*VDDIO		
		GPIO drive strength 2, sink current = 11.8mA		0.1*VDDIO		
		GPIO drive strength 3, sink current = 15.7mA		0.1*VDDIO		
VIH	Input voltage high		0.7*VDDIO			V
VIL	Input voltage low				0.3*VDDIO	V

6.2.3 Temperature sensor characteristics

Table 6.4: Recommended Temperature Operating Range

Item		Min.	Max.	Unit
Temperature	Main Die	-40	105	°C
	Multi-Die SiP	-40	85 ¹	°C

¹ The maximum temperature of BL702C-10-Q2H is 105°C.

6.2.4 General operating conditions

Table 6.5: General Operating Conditions

Item	Description	Min.	Typ	Max.	Unit
FCPU	CPU/TCM/Cache clock frequency	0	32	144	MHz
FSYS	System clock frequency	0	32	72	MHz

6.2.5 GPADC characteristics

Table 6.6: GPADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Units
VDD33	Vbat supply voltage		2.3		3.6	V
T	Working temperature		-40		125	□
I _{vdd33}	Current consumption of ADC on VDD33	PGA1&2 off (2M clock)		150		μA
		PGA1&2 on(2M clock)		350		
Fclk	ADC input top clock frequency	Clock from SOC	1.5		32	MHz
Fsample	Sampling rate	2.048M(12bit mode) 32K-128K(14bit mode) 8K-16K(16bit mode)			2	MHz
Vin	Input conversion voltage range	Differential mode			6.4	V(vpp)
		Single-ended mode			3.2	
Rin	Total input channel resistance				2	KΩ
Tcal	Calibration time	Fsample=2M(16bit mode)			140	uS
Tpu	Power up time				1	uS
Tconv	Total conversion time	12bit mode			1	1/Fsample
		14bit mode ¹			16	
		14bit mode ²			64	
		16bit mode ³			128	
		16bit mode ⁴			256	

¹ 14-bit mode with 16 times average

² 14-bit mode with 64 times average

³ 16-bit mode with 128 times average

⁴ 16-bit mode with 256 times average

Note: Unless otherwise specified, the parameters given in Table 1 are derived from test under -40 to 125oC, supply

AVDD=3.3V, DVDD=1.1V.

Table 6.7: ADC electrical characteristic

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DNL ¹	Differential linearity error				+/-1	LSB
INL ¹	Integral linearity error				+/-2	LSB
Offset	Input offset				+/-2	LSB
Ge ^{1& 2}	Gain error				+/-1	%
ENOB	Effective number of bits	12bit mode(201KHz input)	9.7	10.5		bit
		14bit mode(2.5KHz input)	10.8	11.4		
		16bit mode(1KHz input)	11.5	12.3		
SNDR	Signal-to-noise-distortion (PGA on)	12bit mode(201KHz input)	59	65		dB
		14bit mode(2.5KHz input)	66	72.4		
		16bit mode(1KHz input)	71	76.8		
SNDR	Signal-to-noise-distortion (PGA gain=4)	12bit mode(201KHz input)	58	64		dB
		14bit mode(2.5KHz input)	64	69.5		
		16bit mode(1KHz input)	70	74		

¹ more test needed

² after calibration

7.1 Moisture Sensitivity Level(MSL)

The moisture sensitivity level of the chip is: MSL3. After the vacuum package is opened, it needs to be used up within 168 hours (7 days) at $\leq 30^{\circ}\text{C}/60\% \text{RH}$, otherwise it needs to be baked and put online.

For baking temperature and time, please refer to IPC/JEDECJ-STD-033B01.

Table 7.1: Reference Conditions for Drying Mounted or Unmounted SMD Packages (User Bake: Floor life begins counting at time = 0 after bake)

Package Body	Level	Bake @ 125°C		Bake @ 90°C $\leq 5\% \text{RH}$		Bake @ 40°C $\leq 5\% \text{RH}$	
		Exceeding Floor Life by >72 h	Exceeding Floor Life by ≤ 72 h	Exceeding Floor Life by >72 h	Exceeding Floor Life by ≤ 72 h	Exceeding Floor Life by >72 h	Exceeding Floor Life by ≤ 72 h
Thickness ≤ 1.4 mm	2	5 hours	3 hours	17 hours	11 hours	8 days	5 days
	2a	7 hours	5 hours	23 hours	13 hours	9 days	7 days
	3	9 hours	7 hours	33 hours	23 hours	13 days	9 days
	4	11 hours	7 hours	37 hours	23 hours	15 days	9 days
	5	12 hours	7 hours	41 hours	24 hours	17 days	10 days
	5a	16 hours	10 hours	54 hours	24 hours	22 days	10 days

7.2 Electro-Static discharge (ESD)

- Human Body Model(HBM): 2000V
- Charged-Device Model(CDM): 500V

7.3 Reflow Profile

For details, please refer to IPC/JEDEC J-STD-020E.




Fig. 7.1: Classification Profile (Not to scale)

Table 7.2: Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat/Soak Temperature Min (T_{smin}) Temperature Max (T_{smax}) Time (t_s) from (T_{smin} to T_{smax})	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Ramp-up rate (T_L to T_p)	3 °C/second max.	3 °C/second max.
Liquidous temperature (T_L) Time (t_L) maintained above T_L	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body temperature (T_p)	240 °C+0/-5 °C	250 °C+0/-5 °C
Time (t_p)* within 5 °C of the specified classification temperature (T_c)	10-30 seconds	20-40 seconds
Ramp-down rate (T_p to T_L)	6 °C/second max	6 °C/second max
Time 25 °C to peak temperature	6 minutes max	8 minutes max
- Tolerance for peak profile temperature (T_p) is defined as a supplier minimum and a user maximum.		




Fig. 8.1: Reference Design

Package Information(QFN32)




Fig. 9.1: QFN32 Package drawing

Table 9.1: QFN32 Size Description

SYMBOL	UNIT OF MEASURE = MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80

Table 9.1: QFN32 Size Description

SYMBOL	UNIT OF MEASURE = MILLIMETER		
	MIN	NOM	MAX
A1	0.00	0.02	0.05
A2	0.50	0.55	0.60
A3	0.20REF		
b	0.15	0.20	0.25
D	3.90	4.00	4.10
E	3.90	4.00	4.10
D2	2.80	2.90	3.00
E2	2.80	2.90	3.00
e	0.30	0.40	0.50
H	0.30REF		
K	0.25REF		
L	0.25	0.30	0.35
R	0.09	-	-
c1	-	0.10	-
c2	-	0.10	-

Table 10.1: QFN40 Size Description

SYMBOL	UNIT OF MEASURE = MILLIMETER		
	MIN	NOM	MAX
A1	0	0.02	0.05
A2	0.60	0.65	0.70
A3	0.20REF		
b	0.15	0.20	0.25
D	4.90	5.00	5.10
E	4.90	5.00	5.10
D2	3.60	3.70	3.80
E2	3.60	3.70	3.80
e	0.35	0.40	0.45
K	0.20	-	-
L	0.35	0.40	0.45
R	0.075	-	-
C1	-	0.12	-
C2	-	0.12	-

Package Information(QFN48)




Fig. 11.1: QFN48 Package drawing

Table 11.1: QFN48 Size Description

SYMBOL	UNIT OF MEASURE = MILLIMETER		
	MIN	NOM	MAX
A	0.80	0.85	0.90

Table 11.1: QFN48 Size Description

SYMBOL	UNIT OF MEASURE = MILLIMETER		
	MIN	NOM	MAX
A1	0	0.02	0.05
A3	0.20REF		
b	0.15	0.20	0.25
D	5.90	6.00	6.10
E	5.90	6.00	6.10
D2	4.30	4.40	4.50
E2	4.30	4.40	4.50
e	0.30	0.40	0.50
H	0.35REF		
K	0.30	0.40	0.50
L	0.30	0.40	0.50
R	0.075	-	-

Top Marking Definition




Fig. 12.1: Top Marking Definition

Ordering Information




Fig. 13.1: Part Number

Table 13.1: Part Order Options

Product No.	Description
BL702S-A0-Q2I	BLE+802.15.4 Slim, MCU, QFN32, 4Mb flash
BL702C-10-Q2H	Zigbee+BLE Combo, QFN32, 8Mb flash

Table 13.1: Part Order Options

Product No.	Description
BL702S-10-Q2I	BLE+802.15.4 Slim, MCU, QFN32, 8Mb flash
BL706C-10-Q2I	Zigbee+BLE Combo, QFN48, 8Mb flash
BL706S-10-Q2I	BLE+802.15.4 Slim, MCU, QFN48, 8Mb flash

quest@buffalolab

Table 14.1: Document revision history

Date	Revision	Changes
2020/9/15	1.0	Initial release
2020/9/22	1.1	Add package information(QFN48)
2020/10/20	1.2	Modify the number of TIMER
2020/11/13	1.3	Update PDS/HBN power consumption data
2020/12/4	1.4	Differentiate different package information
2021/1/11	1.5	Add GPIO Muxed Pins
2021/1/22	1.6	Add Reference design
2021/3/16	1.7	Add Product use, ADC characteristics, modify the default function of SPI pins
2021/4/9	1.8	Add peripheral introduction and modify power consumption data
2021/5/27	1.9	Modify Pinmux description and minimum temperature value
2021/6/9	2.0	Update product number and power consumption parameters
2021/7/1	2.1	Modify the description of embedded pad
2021/10/8	2.2	Add the description of IO DC characteristics
2021/11/22	2.3	Modify ordering information, add BL702C-10-Q2H temperature characteristics
2022/1/14	2.4	Update power characteristics and power consumption
2022/5/17	2.5	Added EMAC timing description and GPIO0 default pin function description